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This thesis involves the development of new contact engineering techniques 
for future generation of metal–oxide–semiconductor field-effect transistor (MOSFET) 
and other semiconductor devices.  According to the International Technology 
Roadmap for Semiconductors (ITRS) 2013, silicon (Si) will remain the main 
semiconductor material of MOSFET for the foreseeable future.  For sub-10 nm 
technology node, new materials are needed to replace silicon as an alternate channel 
and source/drain to increase the saturation velocity.  Germanium and germanium-tin 
are possible candidates due to their high carrier mobility.  This thesis documents work 
performed on contact engineering for Si, Ge, and GeSn devices.   
Low contact resistance is needed for advanced Si based devices and also new 
generation of Ge or GeSn based devices.  Contact resistivity at the interface between 
metal and source and drain (S/D) region in a MOSFET is dependent exponentially on 
Schottky barrier height at the interface.  In this thesis, through ion-implantation of 
impurity elements at the interface between metal and semiconductor (e.g. Si, Ge, and 
GeSn), modulation of Schottky barrier height has been developed.  Due to the ease of 
adoption by the semiconductor industry, nickel silicide (NiSi), nickel germanide 
(NiGe), and nickel stanogermanide [Ni(Ge1-xSnx)] are used in this work for Si, Ge, 
and GeSn contacts, respectively.   
Novel low temperature pre-amorphization implantation (PAI) is developed for 
Si contacts together with sulfur (S) segregation implant, achieving increase of 
agglomeration temperature of NiSi and reduction of electron Schottky barrier height 
 ix 
of NiSi/n-Si simultaneously.  The mechanism responsible for the reduction of 
electron Schottky barrier height is also studied through extensive material 
characterization and technology computer aided design (TCAD) simulation.  In 
addition, selenium and sulfur segregation are developed for Ge based contacts for the 
reduction of electron Schottky barrier height.  Furthermore, novel high temperature 
implantation is developed for reducing the implant induced damage and single 
crystalline Ge is achieved after implantation.  The contact resistivity of metal and n-
type Ge contact is high due to Fermi level pinning.  High temperature phosphorus (P) 
and S co-implant is developed for reduction of electron Schottky barrier height of 
NiGe/n-Ge contacts.  Finally, Se and S segregation are developed for reduction of 
electron Schottky barrier height of GeSn contacts for future semiconductor devices. 
 x 
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1.1 Challenges to CMOS Scaling: A Background 
The growth of semiconductor industry requires the continuous improvement 
of the performance of complementary metal-oxide-semiconductor field effect 
transistor (MOSFET) by reducing the physical dimensions (e.g. gate length, gate 
dielectric thickness, and junction depth) and the supply voltage VDD of the transistors.  
In the past few decades, the transistor performance (e.g. drive current and switching 
speed) was improved by scaling the transistor dimensions by 0.7× in every 
technology node which is known as Moore‘s law [1].  Most recently, transistors at 22 
nm technology node are realized in mass production using the tri-gate FinFET 
structure by Intel corporation [2].  For the 10 nm node and beyond, the cost reduction 
becomes another challenging issue due to the significant increase of the technology 
complexity.  The 450 mm wafer size transition could be a great opportunity to reduce 
the die cost for sub-10 nm technology nodes [3].  Fig. 1.1 shows the trend of the 
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Fig. 1.1.  A chart showing the technology trend of CMOS scaling in terms of device 
structures and materials [4]-[8].  Cross-sectional TEM images of transistors for 
technology nodes from 90 nm to 32 nm and germanium channel transistor are shown 
here.  Tilt top-view SEM images are shown for Si FinFETs of 22 nm node and III-V 
Fin for future technology nodes.   
 
According to the ITRS 2013, silicon (Si) will remain as the main channel 
material of MOSFET for the foreseeable future, but the required performance 
improvements to the end of the roadmap will lead to a strong need of exploration of 
the new channel materials [9].  Germanium has been considered as a promising 
alternative to silicon for MOSFET, mainly due to its high bulk electron (3900 
cm
2
/V·s) and hole mobilities (1900 cm
2
/V·s) compared to Si for which bulk electron 
and hole mobilities are 1500 and 490 cm
2
/V·s, respectively [10],[11].  Recently, 
germanium-tin was reported to have even higher carrier mobilities than Ge because 
the incorporation of Sn into Ge leads to an improvement in the effective mass for 
both the n- and p-channel GeSn MOSFETs [12]-[15].  Therefore, GeSn MOSFETs 
4 
 
are another possible replacement of Si CMOS for the future technology nodes [16]-
[20].   
1.2 Metal-Semiconductor Contacts 
Metal-semiconductor contact was the first semiconductor structure which was 
studied by Braun in 1874 [21].  In 1938, Schottky suggested that the rectifying 
behaviour of the metal-semiconductor contact could arise from a potential barrier [22].  
Metal-semiconductor contact can be used to form the source/drain regions of 
MOSFETs and the energy band diagram of a metal/n-type semiconductor contact at 
thermal equilibrium is shown in Fig. 1.2.   
The current transport in a Schottky barrier is mainly due to the thermionic 
emission of majority carriers from semiconductor side over the potential barrier into 
the metal side.  The thermionic emission current density J is expressed as [23]-[27]: 
/* 2 /( 1)Bq kT qV kTJ A T e e   ,    (1.1) 
where A
*=4πqk2m*/h3, is Richardson‘s constant, h is Planck‘s constant, m* is the 
effective electron mass, ΦB is Schottky barrier height, T is the absolute temperature, k 
is Boltzmann‘s constant, q is the electronic charge, and V is the voltage across the 
metal-semiconductor interface.  It is obvious that lower ΦB is needed to achieve 
higher J for high performance devices.  Good ohmic contacts are needed for not only 
the traditional Si devices but also for the devices with new materials for next 
generation of technology, e.g. Ge, GeSn, and III-V materials.  Based on the 
requirements of front end processes (FEP) in ITRS 2013, one of the difficulties for 
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achieving high performance MOSFET is to reduce contact resistance Rc at the 
interface of metal and semiconductor source/drain region.  The maximum contact 
resistivity ρc is required to be 1.3 × 10
-8
 Ω∙cm2 for multi-gate high performance logic 













,     (1.2)  
where εs is permittivity of a semiconductor, m
*
 is carrier effective mass, and ND is 
semiconductor doping concentration.  ρc is a strong function of ΦB and ND.  Reducing 
ΦB and increasing ND are very important for achieving metal/semiconductor ohmic 


















                           (a)                                                       (b) 
Fig. 1.2.  (a) Schematic showing the contact resistance Rc at metal/semiconductor 
interface.  (b) Energy band diagram of a metal/n-type semiconductor contact at 
thermal equilibrium.  Efm is the Fermi level of the metal, Ec is conduction band edge, 
Ev is the valence band edge, Ef is the Fermi level of semiconductor.   
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1.2.1 Metal-Silicon Contacts 
According to ITRS 2013, Si may maintain as the channel material of FinFETs 
for 14 nm and 10 nm technology nodes.  To form Si ohmic contacts, metal with high 
work function should be used for pFETs while metal with low work function should 
work for nFETs.  The Schottky barrier height should be the difference in the metal 
work function and semiconductor electron affinity.  However, Schottky barrier height 
of metal/semiconductor contacts in real experiment is significantly different from the 
ideal theoretical model due to Fermi level pinning.  For metal/n-Si contacts, it was 
observed that Fermi level of metal is pinned to a narrow range near the midgap value 
of ~4.7 eV [28]-[33], resulting in non-zero Schottky barrier height with rectifying 
characteristics and a large potential drop across metal/semiconductor interface.  The 
Schottky barrier height for metal and metal silicides on n-type Si is summarized in 
Fig. 1.3 [34],[35].  The most popular NiSi on n-Si contact has an electron Schottky 
barrier height of 0.65 eV which should be reduced to achieve high drive current IDsat 




Fig. 1.3.  Experimental Schottky barrier height of metal and metal silicides on n-type 
Si against the work function of the metals [34].  The straight line marks the prediction 
of Schottky barrier height of metal/n-Si contacts without Fermi level pinning.   
 
1.2.2 Metal-Germanium Contacts 
For Ge contacts, the Fermi level pinning effect is much stronger than that in Si 
and the Fermi level of metal is pinned to the valence band edge of Ge as shown in Fig. 
1.4 [29], resulting in a large electron Schottky barrier height (~0.6 eV) and a low hole 
Schottky barrier height (~0.06 eV) [38].  Therefore, almost all metals can easily form 
ohmic contacts for p-type Ge while it is very challenging to form ohmic contacts for 
n-type Ge.  NiGe is a promising metal contact candidate for Ge devices mainly 
because of the low reaction temperature for forming low resistivity nickel 




Fig. 1.4.  Schematic illustrating the stronger Fermi level pinning in Ge near the 
valence band edge compared to Si [29].  The Fermi levels of various metals are 
pinned to 0.08-0.09 eV above the valence band (VB) of Ge.   
 
To form ohmic contacts for Si and Ge based devices, it is essential to control 
and tune the effective Schottky barrier height at metal/semiconductor interface.  
Various contact engineering methods for tuning the effective Schottky barrier height 




1.3 Development of Advanced Contact Engineering Techniques 
While looking for a particular metal/semiconductor contact, the first important 
parameter that needs to be investigated is the Schottky barrier height which limits the 
current across the metal/semiconductor interface.  For an ideal metal/semiconductor 
contact, a metal with a high work function and a metal with a low work function are 
needed for p-type semiconductor and n-type semiconductor, respectively.  The 
modification of Schottky barrier height has been studied for decades [29]-[38],[46]-
[48].  Due to Fermi level pinning of Si and Ge, the Schottky barrier height cannot be 
easily tuned by changing the metal on semiconductor [29]-[38].  Schottky barrier 
height needs to be tuned and modified by some processing conditions which may 
change the interfacial properties of metal/semiconductor contacts.  Experimental 
efforts to tune and modify the Schottky barrier height are reviewed and summarized 
in this Section. 
 
1.3.1 Dopant Segregation Technique 
In order to reduce the effective Schottky barrier height of Si and Ge contacts 
of transistors, dopant segregation technique was reported as an effective method to 
tune the Schottky barrier height of NiSi/Si and NiGe/Ge contacts [49],[50].  For the 
self-aligned NiSi and NiGe contacts, a small amount of ions, e.g. S or Al, was 
implanted into Si or Ge substrate before Ni deposition.  During the subsequent Ni 
silicidation or germanidation process, the implanted S or Al atoms would be pushed 
10 
 
to the NiSi/Si or NiGe/Ge interface and segregated there by snowplow effect [49]-[56] 














Fig. 1.5.  Schematic illustration of the dopant segregation technique.  (a) Ion implant 
to semiconductor substrate.  (b) Top region of semiconductor receives ion 
implantation.  (c) Ni deposition by e-beam evaporator or physical sputter machine.  (d)  
Segregation of implanted species at metal/semiconductor interface after silicidation or 
germanidation process. 
Fig. 1.6 shows the depth distribution profiles of the segregated S across 
NiSi/n-Si interface measured by secondary ion mass spectrometry (SIMS).  The peak 
of the S distribution near the NiSi/Si interface indicates the segregation of S during 
silicidation at 550 °C.  The concentration of the segregated S increases with 
increasing S implantation dose.  After silicidation, the entire top Si surface which 
received S implantation was converted to NiSi.  In addition, the S was found in NiSi 
region.  The segregation of S at the NiSi/Si interface leads to the change of Schottky 
barrier height.  Compared to the direct monolayer deposition of elements between 
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metal and semiconductor [57]-[59] or surface passivation of semiconductor materials 
[60]-[62], the dopant segregation can be easily combined with the self-aligned 
silicidation or germanidation to tune Schottky barrier height with various implant 
doses.   
 
Fig. 1.6.  SIMS depth profiles of S for various S implantation doses after Ni 
silicidation at 550 °C [49].  Peaks of S signal were clearly observed at NiSi/n-Si 
interface, indicating S segregation at NiSi/n-Si interface. 
Various atomic impurities could be introduced to the surface of semiconductor 
by implantation and the segregation of the implanted species at the 
metal/semiconductor interface may change the interfacial properties of 
metal/semiconductor structures and eventually tune Schottky barrier height [63]-[93].    
Fig. 1.7 shows the effective Schottky barrier height reduction by arsenic (As) 
implantation and segregation for NiGe/n-Ge contact [94].  Since the increase of the 
Schottky current may be caused by various mechanisms, e.g. the enhancement of 
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thermionic emission and the enhancement of carriers tunneling possibility.  For this 
case, the Schottky barrier height extracted using thermionic emission theory is named 
as the effective Schottky barrier height. 
 
Fig. 1.7.  Effective Schottky barrier height as a function of the implantation dose for 
the NiGe/n-Ge contact with As segregation [94].   
 
1.3.2 Insertion of Interfacial Layer between Metal and Semiconductor 
Schottky barrier height modification with the insertion of a thin insulating 
layer between metal and semiconductor has been investigated for decades [95]-[105].  
Using this method, the metal/semiconductor structures become 
metal/insulator/semiconductor structures and the insertion of the thin insulating layer 
may cause the depinning of Fermi level of metal on semiconductor.  Inorganic 
insulating materials were reported to modify the Schottky barrier height of 
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metal/semiconductor structures [95]-[105].  Recently, more works were reported for 
Fermi level depinning for metal/Ge structures using the insertion of a thin inorganic 
layer, e.g. SiN [106], Al2O3 [107], TaN [108], GeOx [109], TiO2 [110], Si [111], 
Ge3N4 [112], and MgO [113].  The insertion of the thin interfacial layer between 
metal and semiconductor may effectively modify the effective Schottky barrier height.  
In Fig. 1.8, it is clearly shown that the insertion of a thin GeOx layer between metal 
and Ge leads to substantial increases in the reverse currents of metal/n-Ge junctions 
and obvious reductions in reverse currents of metal/p-Ge junctions, indicating the 
reduction of electron Schottky barrier height and the increase of hole Schottky barrier 
height.  For this technique, the thickness of the insertion interfacial layer needs to be 
controlled accurately.  The thick insertion layer may limit the tunnelling current of 
carriers across the metal/semiconductor interface that is undesirable for ohmic contact 
formation.  The relationship of contact resistance and thickness of the insertion layer 




Fig. 1.8.  J-V characteristics of Al/GeOx/n-Ge and Al/GeOx/p-Ge diodes.  It is clearly 
indicated that the insertion of GeOx effectively reduces electron Schottky barrier 
height and increases the hole Schottky barrier height [109]. 
 
Fig. 1.9.  Measured contact resistance against the thickness of insertion SiN layer for 
Al/n-Si and Al/n-Ge contacts [106].  Optimum thicknesses of SiN were found to be 1 




1.3.3 Epitaxial Metal and Semiconductor Interface  
To fabricate an epitaxial metal/semiconductor interface, the crystal structures 
of the metal and the semiconductor should be similar and the lattice parameters of the 
two must be closely matched which does not happen very often in nature [34].  With 
some novel techniques of metal/semiconductor contacts formation, epitaxial nickel 
disilicide (NiSi2) could be formed on Si substrates [114]-[118].  For instance, it was 
reported that the epitaxial NiSi2 on Si would reduce the electron Schottky barrier 
height to 0.40 eV [119].  Recently, epitaxial nickel digermanide (NiGe2) was formed 
by the laser annealing for Ge contacts [120].  It was reported that the epitaxial NiGe2 
on n-Ge substrate would reduce the electron Schottky barrier height to 0.37 eV [121].  
The low-resistive germanide contacts were formed by the laser annealing and a 
specific contact resistivity of 2.84 × 10
-7
 ·cm2 was extracted [122], which is still 
higher than the requirement of contact resistivity (1.3 × 10
-8
 ·cm2) for multi-gate 
logic devices for 18 nm node in ITRS 2013.   
 
1.3.4 Technology Requirements for Specific Contact Resistivity 
As described in Section 1.2, a figure of merit of ohmic contacts is the contact 
resistance at metal/semiconductor interface.  With channel length scaling and channel 
mobility enhancement, the contact resistance becomes to dominate the total resistance 












 ,     (1.3) 
where Rsh is the sheet resistance of semiconductor, Weff is width of the contact, L is 
length of the contact, and LT is transfer length.   
As seen in Table 1.1, the gate length and the maximum specific contact 
resistivity are summarized according to the technology requirements for front end 
processes in ITRS 2013.  There is no manufacturable solution for achieving the 
specific contact resistivity lower than 5 × 10
-9
 ·cm2 in ITRS 2013.  Therefore, the 
advanced contact engineering techniques are urgently needed to achieve the required 
specific contact resistivity for future generation of transistors.  One potential solution 
to reduce ρc is the modification of the hole and electron Schottky barrier height of the 
contact metal to the S/D regions.  As seen in equation [1.2], a reduction in ΦB will 
result in a corresponding reduction of ρc due to its exponential dependence on ΦB 
[123]-[126].  The details will be discussed in the following Chapters. 
 
Table 1.1 Process technology requirements for maximum specific contact 
resistivity for multi-gate transistors in ITRS 2013 [9].   
Year of Production 2013 2014 2015 2016 
Physical gate length (nm) 20 18 17 15 
Maximum specific contact 




 1.3 × 10
-8
 1 × 10
-8






1.3.5 Specific Contact Resistivity Reduction for Si and Ge Contacts 
 
The specific contact resistivity between heavily doped Si source/drain regions 
and the metal silicide layer is a key parameter limiting the transistor performance in 
scaled CMOS technology [127],[128].  There were a lot of research efforts for 
reducing the specific contact resistivity of Si and Ge contacts in last decade.  The 
benchmarking of the specific contact resistivity for n-type contact and p-type contact 
are shown in Fig. 1.10 (a) and (b), respectively.   
For the reduction of ρc of Si contacts, the lowest specific contact resistivity 
were reported to be 2.0 × 10
-9
 ·cm2 and 7.0 × 10-10 ·cm2 for n-type (1.9 × 1020 cm-
3




) Si, respectively [127].  It was reported that the specific 
contact resistivity of 9.5 × 10
-9





) and p-type Si respectively on 300 mm wafer by introducing ultra-thin 
ALD high-k dielectric layer(s) between the metal and Si [128].  Another approach is 
to use high-quality epitaxial NiSi2 layers which were achieved by annealing a 3-nm-
thick Ni layer on Si source/drain regions at temperatures > 450 °C [129].  The 
specific contact resistivity of 2.5 × 10
-6
 ·cm2 and 1.0 × 10-6 ·cm2 were achieved 




) and p-type Si, respectively [129].  In addition, IBM and 
Toshiba research alliance team reported that the incorporation of platinum into NiSi 
layer could lead to the specific contact resistivity below 1 × 10
-8
 ·cm2 for both n-








) Si [130].  Moreover, Sematech 
reported the specific contact resistivity of 2.0 × 10
-8
 ·cm2 and 5.0 × 10-9 ·cm2 for 
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) Si respectively by using a 
sidewall TLM structure [131].  Cohen et al. performed the platinum silicide contact 








) Si and the specific 
contact resistivity are 3.7 × 10
-8
 ·cm2 and 7.4 × 10-8 ·cm2, respectively [132].  A 
group in Stanford University reported the specific contact resistivity of 2.0 × 10
-8
 
·cm2 and 4.0 × 10-8 ·cm2 for n-type (2.2 × 1020 cm-3) and p-type (1.2 × 1020 cm-3) 
Si respectively by using tungsten metal layer [133].  
For the reduction of ρc of Ge contacts, the lowest specific contact resistivity 
were reported to be 1.9 × 10
-8
 ·cm2 and 2.3 × 10-9 ·cm2 for n-type (1.9 × 1020 cm-3) 




) Ge respectively by using the carrier activation 
enhancement (CAE) techniques, i.e. Ge PAI for p-Ge or laser anneal (LA) for n-Ge 
followed by an in-situ contact process [134].  Another approach is to use epitaxial 
NiGe2 layers formed on n-Ge by laser thermal annealing which can reduce the 
specific contact resistivity to 2.8 × 10
-7
 ·cm2 [122].  In addition, it was reported that 





lead to the specific contact resistivity of 1.5 × 10
-7
 ·cm2 [135].  Moreover, Sematech 
reported the specific contact resistivity of 2.7 × 10
-8
 ·cm2 for p-type (2.2 × 1020 cm-3) 
Ge by using a rapid thermal annealing at 400 °C [136].  It was reported that the 
specific contact resistivity of 6.4 × 10
-7
 ·cm2 and 4.0 × 10-8 ·cm2 were achieved 




) by using phosphorous/antimony co-implant and p-type 




) by using Ge pre-amorphization implant, respectively [137].  Li et 
al. used multiple implantation and multiple annealing technique to achieve the 
specific contact resistivity of 3.8 × 10
-7















































































































Fig. 1.10.  Benchmarking of the specific contact resistivity of (a) n-type Si and Ge 
contacts and (b) p-type Si and Ge contacts with various substrate doping 
concentrations.  The red color dotted line indicates the requirement of the specific 




1.3.6 Specific Contact Resistivity Extraction  
 
Transmission line method is a technique to determine the specific contact 
resistance between a metal pad and a semiconductor substrate.  The technique 
involves making a series of metal-semiconductor contacts separated by various 
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contact spacings as shown in Fig. 1.11 (a).  A voltage is applied to adjacent contacts 
pads and the resistance between them is calculated by measuring the current.  Next, 
the resistance is plotted as a function of the contact spacing between two adjacent 
contacts pads as shown in Fig. 1.11(b).  The intercept at d = 0 gives the contact 
resistance (2Rc).  The intercept at y-axis gives the transfer length which can be used 
to calculate the specific contact resistivity.  The slope leads to the sheet resistance of 
semiconductor.  The specific contact resistivity is expressed as: 
c c TR WL      (1.4) 




Wd1 d2 d3 d4
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Fig. 1.11.  (a) A transfer length method test structure. The resistance between two 
adjacent metal pads are measured for various spacings.  (b) A plot of resistance as a 
function of the contact spacing, d. 
 
1.3.7 Four Terminals Cross Bridge Kelvin Structure  
 
The principle of the four terminals cross bridge Kelvin structure is shown in 
Fig. 1.12.  Current is forced between contact pads 1 and 2 and the voltage is measured 
between contact pads 3 and 4.  There are three voltage drops between pad 1 and pad 2.  
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The first is between pad 1 and the n-type semiconductor, the second along the 
semiconductor sheet, and the third between the n-type semiconductor and the pad 2/3.  
The contact resistance is Rc which is calculated by voltage between pads 3 and 4 
divided by current between pads 1 and 2.  The specific contact resistivity is calculated 














Fig. 1.12.  A four-terminal cross bridge Kelvin structure.  (a) Cross sectional view 
along pads 1 and 2.  (b) Top view of the structure. 
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Compared to the TLM for ρc extraction using various spacings, the cross 
bridge Kelvin can measure the ρc directly using the voltage across the metal-
semiconductor interface and current forced through the interface.  It is a more direct 
measurement of ρc than TLM.  However, the resistance between pad 4 and the 
semiconductor region under pad 3 needs to be negligible for an accurate measurement 
because cross bridge Kelvin method requires that the voltage of pad 4 is the same as 
the semiconductor region under pad 3.  Another factor to determine the accuracy of ρc 
extraction is the contact area A.  Fig. 1.13 shows the TCAD simulation results of the 
cross bridge Kelvin structure [202].  It was observed that smaller A could help the ρc 
extraction more accurately.  In addition, it is clearly observed that the cross bridge 
Kelvin structure is not accurate for small ρc extraction as shown in Fig. 1.13.  The 
error in ρc extraction using cross bridge Kelvin structure is larger than that using TLM 
structure based on TCAD simulation results.  The error of ρc extraction can become 
very small for TLM if the thick metal is used.  Details can be checked in Section 4.6.   
In conclusion, the cross bridge Kelvin structure provides an easier way to 
extract ρc due to simplicity of measurement but TLM structure exhibits lower error 
than the cross bridge Kelvin structure especially for low ρc due to elimination of 




Fig. 1.13.  Relative error of ρc extracted by the cross bridge Kelvin structure as a 
function of the true ρc with various contact area [202]. 
 
1.4 Objectives of Research 
As described in the preceding sections, the contact engineering becomes very 
important for ohmic contact formation of logic devices in future technology nodes.  
The effective Schottky barrier height is an important parameter to determine the 
current across metal/semiconductor contacts which is the major factor for drive 
current enhancement for advanced CMOS technology.  For technology nodes beyond 
10 nm, the new substrate materials will be considered to replace Si for MOSFETs 
around the year 2017.  Therefore, the contact engineering techniques are urgently 
needed for the devices using new materials for future technology generations.  The 
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focus of this thesis is on novel techniques for Si, Ge, and GeSn contacts formation for 
future technology nodes.  Various process innovations are explored for the contact 
formation of advanced MOSFETs and FinFETs.  The results of this thesis will 
provide helpful information for the contact formation of MOSFETs/FinFETs for the 
future technology nodes [134].   
 
1.5 Thesis Outline and Original Contributions 
This thesis explores some new techniques of contact formation for Si, Ge and 
GeSn based devices that may be adopted in the future technology nodes.  The main 
technical contents of this thesis work are documented in four Chapters.   
Chapter 2 documents a NiSi contact formation technique using cold silicon 
PAI combined with pre-silicide sulfur implant.  The cold Si PAI suppresses the 
agglomeration of NiSi film at elevated temperatures.  Pre-silicide S implant and its 
segregation at the interface of NiSi and n-type Si (n-Si) after silicidation significantly 
lowers the effective Schottky barrier height (ΦB
n
) for electrons at the NiSi/n-Si 
contact.  S atoms in Si could be modeled as donor-like traps near the NiSi/n-Si 
interface, and a simulation study was performed to explain the reduction of ΦB
n
 
caused by S. 
Chapter 3 explores an effective electron Schottky barrier height reduction 




) contacts using 
ion implantation of selenium (Se) followed by its segregation at NiGe/n-Ge interface.  
27 
 
Se was found to segregate at NiGe/n-Ge interface after germanide formation.  Nickel 
monogermanide was formed using a 350 ºC 30 s anneal.  Se segregation gives ΦB
n
 as 
low as ~0.13 eV.   





) co-implantation process module to achieve low specific contact 
resistivity ρc for nickel monogermanide contacts on n
+





crystallization of Ge occurs during the high temperature implant process.  The HT-
implanted S
+
 segregates at NiGe/Ge interface, leading to increased concentration of 
activated dopants and probability of tunneling for electrons as compared to HT P
+
 
only implant.  As a result, significant reduction of ρc from 9.38 × 10
-7
 to 1.64 × 10
-7
 
·cm2 was achieved for n+ Ge contacts. 
Chapter 5 studies the physics of ohmic contact formation for nickel 
stanogermanide [Ni(Ge1-xSnx)] on n-type germanium-tin (n-Ge1-xSnx).  Low-
resistivity Ni(Ge1-xSnx) was formed on Ge1-xSnx using a 350 ºC 30 s anneal.  Ion 
implantation of selenium or sulfur into n-Ge1-xSnx followed by nickel 
stanogermanidation led to the segregation of Se or S at the Ni(Ge1-xSnx)/n-Ge1-xSnx 
interface.  Low effective electron Schottky barrier height of 0.12 eV and 0.11 eV was 
achieved for Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with Se and S segregation, respectively.  
Se and S atoms could be modeled as donor-like traps near the Ni(Ge1-xSnx)/n-Ge1-xSnx 
interface, and a simulation study was also performed to explain the experimental 
observations. 







Cold Silicon Pre-amorphization 
Implant and Pre-silicide Sulfur Implant 







Nickel silicide is the contact material used in 45 nm CMOS technology 
[33],[139].  The electron Schottky barrier height (SBH) of NiSi on n-type
 
silicon (n-
Si) is 0.65 eV, and should be lowered to reduce the contact resistance (Rc) and 
increase the drive current (IDsat) in n-channel field-effect transistors [36]-[38].  It has 
been reported that segregated sulfur atoms at the NiSi/n
+
 Si interface can reduce the 
effective SBH to ~0.1 eV [49], [50],[52],[54],[56],[84],[89].  Sulfur atoms near the 
interface could act as donor-like traps for narrowing the tunneling width of Schottky 
barrier [89] or for enhancing the effective doping concentration under the NiSi/Si 
interface [71].  Another important technique used in advanced contact formation is 
the PAI prior to silicidation.  PAI helps to delay the agglomeration of NiSi films and 
to reduce the end-of-range (EOR) defects beneath the amorphous Si region [141]-
[144].  However, PAI performed at room temperature may not be sufficient for the 
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reduction of the residual defects and junction leakage [145].  Recently, an advanced 
cold PAI technique using carbon (C) was reported as alternative to the traditional PAI 
performed at room temperature [145],[146] and a cold Si implant for NiPt silicide 
formation was reported [147].  The cold PAI effectively reduces the implant induced 
residual defect density, junction leakage, and dopant diffusion.  Therefore, it is very 
interesting to investigate the combination of the cold PAI and S segregation in 
NiSi/n-Si contacts for possible adoption in future technology nodes.   
In this Chapter, we report for the first time a new cold PAI technique using Si 
as the implantation species and its effect on the agglomeration of NiSi films.  In 
addition, we report the first demonstration of the NiSi/n-Si contacts combining the 
cold Si PAI technique and SBH tuning implant using S.  Schottky diodes or contact 
structures were fabricated and electrically characterized.  Low temperatures I-V 
characteristics were used for the extraction of the effective electron Schottky barrier 
height (ΦB
n
).  Blanket or unpatterned samples were prepared for physical 
characterization using TEM, SEM, and SIMS.  A simulation study was also 
performed to understand the mechanism for reduction of ΦB
n




2.2 Device Fabrication 
All device fabrication steps were performed by the author unless otherwise 
stated.  Fig. 2.1 shows the process flow used for fabrication of NiSi/n-Si Schottky 
diodes or contacts.  N-type Si (100) wafers (4 to 8 Ωcm) were used as starting 
substrates.  The novel implantation steps were perfomed by a collaborator.  Cold Si 




 and an energy of 15 keV at a 
temperature of −100 ºC to amorphize the Si surface.  The Si implant condition was 
chosen to ensure that the amorphous layer is thick enough to avoid any residual EOR 
defects layer underneath the NiSi/Si interface that would be subsequently formed.  On 
a control wafer, the cold Si PAI step was skipped.   
150 nm of SiO2 was deposited by plasma enhanced chemical vapor 
deposition (PECVD) and patterned to form active regions.  The buffered oxide etch 
(BOE) solution was used for contact opening.  Samples were then implanted with S at 




 at room temperature (25 ºC).  The 
cold S implant was not investigated in this work.  The S implantation condition used 
in this work was chosen to ensure that sufficient S would be pushed to the NiSi/Si 
interface during silicidation for tuning of effective SBH [49], 
[50],[52],[54],[56],[84],[89].  The cold Si PAI and S implant steps were skipped for a 
first control sample.  On another sample, the S implant was skipped but the cold Si 
PAI was not skipped.  10 nm of Ni was deposited after native oxide removal in the 
active region.  This was followed by a silicidation anneal at 450 ºC for 30 s in N2 
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ambient.  Unreacted metal was then removed using sulfuric acid hydrogen peroxide 
mixture (SPM), i.e. H2SO4:H2O2 (4:1).   
Cold Si Implant 
Deposition of SiO2 (150 nm)
Patterning of active regions
BOE wet etch (90 s)
PR strip (SPM)
Pre-silicide S Implant
Deposition of Ni (10 nm)
NiSi formation at 450 ºC 
in N2 ambient for 30 s
Unreacted metal removal 
using SPM for 120 s




α-Si Layer caused 













(b)           (c)           (d) 
(e)     (f)    (g) 
 
Fig. 2.1.  (a) Process flow for fabrication of NiSi/n-Si diodes, incorporating cold Si 
pre-amorphization implant and S implant.  The key process steps are schematically 
illustrated in (b)-(g).  Blanket samples, where the SiO2 isolation regions were not 




Finally, 200-nm-thick aluminium (Al) was deposited on the backside of the 
wafers.  I-V characteristics of the contact devices with an area of 100 × 100 μm2 were 
measured.   
In addition, blanket samples were prepared using the same n-type Si 
substrates.  The blanket samples received the cold Si PAI and S implant in the same 
sequence using identical conditions as the Schottky diodes.  The same thickness of Ni 
(10 nm) as in the diode samples was deposited on the blanket samples.  Next, the 
samples were annealed at different temperatures to form nickel silicide.  Unreacted Ni 
was removed using H2SO4:H2O2 120 s.  The agglomeration of NiSi film was checked 
using SEM and sheet resistance measurements. 
 
2.3 Results and Discussion 
2.3.1 Benefits Of Cold Si Pre-amorphization Implant On Nickel Silicide 
Formation 
Fig. 2.2(a) and (b) show the cross-sectional TEM images of blanket Si 
samples that received RT Si PAI and the cold Si PAI.  The TEM was performed by 
Dr. Qian Zhou of the Department of Electrical and Computer Engineering using the 
facilities at the Department of Materials Science and Engineering.  The cross-
sectional TEM images of NiSi/Si for the sample received cold Si PAI are shown in 
Fig. 2.2(c) and (d).  The thickness of amorphous Si layer formed by the cold Si PAI 
(~39.6 nm) is slightly thicker than that formed by RT Si PAI (~35.5 nm) [Fig. 2.2(e)].  
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Fig. 2.2.  TEM images of the blanket samples received (a) the room temperature Si 
PAI and (b) the cold (‒100 °C) Si PAI.  (c) TEM image of a NiSi/crystalline-Si (c-Si) 
structure after 450 °C 30 s silicidation for the sample that received cold Si implant.  
(d) High magnification TEM image of the NiSi/c-Si interface in (c).  (e) Box plot of 
the thicknesses of the amorphous Si layers for the samples with RT Si implant and 
Cold Si implant.  The thickness of amorphous Si layer was measured at 10 points 
along the amorphous and crystalline Si interface in (a) and (b).  The cold Si PAI leads 
to a slightly thicker amorphous layer.   
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is slightly smoother for the sample received the cold Si PAI.  As shown in Fig. 2.2, 
the Si region beneath the NiSi is crystalline for the cold Si implanted sample.  It is 
likely that solid phase epitaxy of the amorphous Si occurred during the silicidation 
process.  
Fig. 2.3 shows the sheet resistance Rsh as a function of silicidation temperature 
for NiSi films formed on control samples (without PAI and S implant), samples with 
cold Si PAI, and samples with cold Si PAI and S implant.  For the control samples  
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Fig. 2.3.  Sheet resistance Rsh as a function of silicidation temperature for NiSi films 
formed on control samples (without PAI and S implant), samples with cold Si PAI, 
and samples with cold Si PAI and S implant.  The annealing time was 30 s for all 
samples.  Eight samples were used for each curve, and one annealing or silicidation 




without any implant, the RS of NiSi film increases sharply when the silicidation 
temperature is above 600 ºC due to agglomeration [148]-[150].  For the samples with 
the cold Si PAI only, the Rsh values of NiSi film formed at 550 ºC or 650 ºC remain 
low compared to the control samples.  The RS values for samples with cold Si PAI 
and for samples with cold Si PAI and S implant are approximately the same.  This 
indicates that the S implant does not affect the Rsh of NiSi film substantially.   
It was reported that RT PAI using Ge or C prior to silicidation can increase 
the threshold temperature for agglomeration of NiSi film [141]-[143].  In this work, 
the delay of agglomeration of NiSi film caused by the cold Si implant was observed 
using SEM (Fig. 2.4).  According to the above observations from Fig. 2.2 to Fig. 2.4, 
there are two key effects of the cold Si PAI compared to RT Si PAI: 1) Formation of 
a thicker amorphous region with a smoother interface between the amorphous and 
crystalline Si regions and 2) increase of the agglomeration temperature of NiSi films.   
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(c) 550 ºC Cold Si + S (d) 650 ºC Cold Si + S
(b) 650 ºC No Implant(a) 550 ºC No Implant
5 μm 5 μm
5 μm 5 μm
 
Fig. 2.4.  SEM images of the top surface of NiSi/n-Si samples with and without the 
cold Si PAI and S implant, observed after annealing for 30 s at the various 
temperatures.  The agglomeration of NiSi occurs at ~650 °C for the control sample.  
A delay of the agglomeration is clearly observed for the sample that received the cold 
Si PAI and S implant.   
2.3.2 Electrical Characterization Of Diodes With Cold Silicon Pre-
Amorphization Implant and Sulfur Implant 
Figure 2.5(a) shows the I-V characteristics of Schottky diodes with different 
implantation conditions.  For the sample that received the cold Si PAI only, the 
reverse bias current remains low and is slightly higher than that of the control sample 
without any implant that may be caused by the difference of NiSi/Si interface quality.  
The difference of extracted SBH of the cold Si implant sample and the control sample 
is only 0.03 eV, indicating that the cold Si PAI has a negligible effect on SBH 
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reduction.  With S implant introduced after the cold Si PAI but before nickel 
silicidation, the reverse bias current increases and is attributed to the reduction of the 
effective Schottky barrier height for electrons.   
To extract the effective Schottky barrier height ΦB
n
 of the NiSi/n-Si contact 
that incorporated cold Si PAI and S implant, the Arrhenius plot was used [Fig. 
2.5(b)].  The inset in Fig. 2.5(b) shows the low temperature I-V characteristics.  
Details of ΦB
n
 extraction method may be found in Ref. 2.27-2.36.  We used the 
currents in the reverse bias regime for the extraction of the effective ΦB
n
 [69], where 
the effects of series resistance and junction non-ideality are not significant.  ΦB
n
 was 
extracted using the activation energy method [156], [157].  The current under a low 
reverse bias was measured at temperatures ranging from 260 to 280 K with a step size 
of 5 K.  According to the thermionic emission theory [156], [157], temperature 
dependence of the reverse current IR of the Schottky contacts can be expressed as  
Error! Objects cannot be created from editing field codes.
,
   (2.1) 
where A is diode area, A
**
 is effective Richardson constant, k is Boltzman‘s constant, 
q is the electronic charge, and T is measurement temperature.  From the slope in a 
plot of IR/T
2
 versus 1000/T, ΦB
n
 was calculated.  The extracted ΦB
n
 of the sample with 
the cold Si PAI and S implant is 0.18 eV.  We did not investigate the reduction of 
SBH of the NiSi/n-Si sample with the high doping concentration in this work and 
further study can be performed to investigate the combination of the cold Si implant 
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and S segregation on heavily doped n-Si substrate.  Smaller contacts (< 0.1 µm) could 
be used in future studies.  
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Fig. 2.5.  (a) Room temperature current-voltage characteristics of NiSi/n-Si contact 
devices formed with and without the cold Si PAI and S implant.  (b) Arrhenius plot of 
NiSi/n-Si contact with the cold Si PAI and S implant.  The data fitting was only done 
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in the low temperature part of the Arrhenius plot in order to avoid the effect of series 
resistance.  The inset shows the low temperature current-voltage characteristics used 
to extract ΦB
n
.  The area of diode is 100 µm × 100 µm in the experiment.   
For NiSi/n-Si contacts, the combination of the cold Si PAI and S implant is 
an effective technique for simultaneously reducing SBH and increasing the 
agglomeration temperature of NiSi film.  However, it is important to point out that the 
extent of ΦB
n
 reduction is expected to depend on the profile of S relative to the 
NiSi/n-Si interface, and possibly the silicidation conditions.  Therefore, we measured 
the depth profile of S using SIMS.  A simulation study to analyze the current 
enhancement due to S will be performed in next section.   
2.3.3 Mechanism For The Effective Schottky Barrier Height Modulation In Nickel 
Silicide Contacts 
The significant increase of the reverse current of the NiSi/n-Si sample with 
the cold Si PAI and S implant is caused by the additional S implant.  The depth 
profiles of Ni, Si, and S for NiSi/n-Si contacts were measured by SIMS (Fig. 2.6).  
The SIMS was performed as an external service job at the Institute of Materials 
Research and Engineering (IMRE).  An obvious S peak is observed near the interface 
of NiSi and n-Si [Fig. 2.6(b)].  It is believed that the substantial ΦB
n
 reduction of the 
NiSi/n-Si contacts is attributed to the segregated S at the interface caused by the 
snowplowing effect during silicidation [49],[50],[52],[54],[56],[71],[84],[89].  
However, the detailed mechanism of ΦB
n
 reduction caused by S segregation still 
needs to be further investigated.  In this section, we will discuss the behaviour of S 
atoms in Si crystal and propose a possible mechanism that explains the significant 
increase in the reverse bias current for NiSi/n-Si contacts with S segregation. 
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For S-doped Si crystal, it was reported that the S atoms preferentially replace 
the Si atoms in the lattice and occupy substitutional sites [158]-[160], as such an 
atomic configuration has the lowest formation energy [158]-[160].  Theoretical 
calculation showed that the substitutional S atoms will introduce the trap states in Si 
band gap and the calculated energy level of the trap states is 0.18 eV below the 
conduction band of Si, in agreement with the experimental results [161]-[166].  
Therefore, the presence of the ionized S traps near the metal-semiconductor interface 
might cause band bending on the semiconductor side, and thus reducing the barrier 
depletion width and increasing the electron tunneling probability [157],[86].  More 
ionized S traps will cause a sharper band bending at the metal-semiconductor 
interface, thus giving rise to a high reverse current and an ohmic contact.  
To illustrate this postulation, one-dimensional simulation was performed to 
examine the energy band diagram of the NiSi/n-Si contacts with and without S traps 
using Synopsys technology computer-aided design tools [167].  Fig. 2.7(a) shows the 
structure considered in the simulation study.  A trap level at 0.18 eV below the 
conduction band of Si was used for S traps in the simulation.  In a first part of the 
simulation study, all implanted S atoms were assumed to be active donor-like traps.  
The S traps distribution is modeled with a piecewise distribution profile that matches 
the S profile obtained from SIMS [Fig. 2.7(b)].  The profile of the ionized S traps in 
the first few nanometers away from the NiSi/n-Si interface under zero bias is also 
shown in Fig. 2.7(b).  Fermi-Dirac carrier statistics is used to simulate the energy 
band diagram of the NiSi/n-Si Schottky contact with the modeled S traps at 300 K.   
43 
 




































        (a) 
 
 















































          (b)  
Fig. 2.6.  (a) The SIMS depth profiles of Ni and Si in the NiSi/n-Si contact after 
450 °C 30 s annealing.  (b) The SIMS depth profiles of Ni, Si, and S in the NiSi/n-Si 
contact with the cold Si and S implant after 450 °C 30 s annealing.  Obvious S 
segregation peak was found near NiSi/n-Si interface.  It is believed that S atoms were 
pushed to the interface due to the snowplow effect.   
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Figure 2.8 shows the simulated energy band diagrams of the NiSi/n-Si 
contacts with and without ionized S traps.  It is clearly observed that the addition of 
the donor-like S traps leads to a sharp downward band bending of Si near the NiSi/n-
Si interface.  The sharp band banding in Schottky barrier junction reduces the 
tunneling barrier width which will increase the probability of trap-assisted tunneling 
(TAT) for electrons [62].  Therefore, electrons will tunnel through the barrier region 
of the NiSi/n-Si contact in addition to the thermionic emission, resulting in a high 
reverse current and a low effective ΦB
n
.   
To verify the effect of TAT on Schottky current, we simulated the I-V 
characteristics of NiSi/n-Si contacts with the segregated S atoms by including the 
Schottky barrier tunneling model in the simulation.  In the model, the tunneling 
current was simulated using the generation rate Gtunnel(x) of electrons at x nm away 
from the NiSi/n-Si interface in the barrier region.  Gtunnel(x) that can be expressed as 
[167],[168],[169] 





 is the Richardson constant, T is the temperature, q is the electron charge, E 
is the electric field, Γ(x) is the tunneling coefficient at x nm away from the NiSi/n-Si 
interface inside n-Si, n is the electron concentration, γn is the Fermi-Dirac factor, NC 
is the conduction band density of states, EFm is the Fermi level of NiSi, Ec(x) is the 
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(b)  
Fig. 2.7.  (a) The structure used in the simulation.  S was modeled as the donor-like 
traps underneath the interface.  (b) Experimental obtained profile of S (circle) as a 
function of depth from the NiSi and n-Si interface, the profile of modeled S traps 






























Fig. 2.8.  Simulated energy band diagram across the NiSi and n-Si interface for the 
samples with and without S traps.  Ef, Ec, and Ev are the Fermi energy level, 
conduction, and valence band edge, respectively.   
 
In a second part of the simulation study, we consider the case where not all S 
atoms act as donor-like traps that are electrically active [163]-[165].  Therefore, the 
concentration of the donor-like S traps was varied.  A ratio η was used to describe the 
percentage of S atoms which are electrically active in the simulation:   
Error! Objects cannot be created from editing field codes.
,  
   (2.3) 
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where Ntraps is the concentration of S atoms which act as donor-like traps in NiSi/n-Si 
contact, Ntotal is the total concentration of implanted S atoms in n-Si substrate 
obtained from SIMS.   
In Fig. 2.9(a), the simulation I-V results with η assumed to be unity show that 
an ohmic behavior is achieved and the simulated reverse current is higher than that 
observed in experiment.  This indicates that not all the S atoms act as donor-like traps 
in the contact region.  Next, we vary η and find that the reverse current decreases 
when η is reduced, indicating that less donor-like S traps will lower the TAT current.  
The simulated reverse current matches the experimental result when η is equal to 
20%.  
The rectifying ratio (RR) is defined to be the ratio of the forward bias current 
at +1 V to the reverse bias current at –1 V.  The RR is calculated for various η [Fig. 
2.9(b)].  Ohmic behavior can be observed when η is 40% or larger.  For η above 40%, 
the high concentration of donor-like S traps near the interface enhances the tunneling 
current and gives rise to an ohmic contact.   
In addition, we simulated and investigated the temperature dependence of I-V 
characteristics of NiSi/n-Si contact with S segregation.  The I-V characteristics of the 
contact with η of 20% are simulated at various temperatures ranging from 200 to 300 
K in steps of 20 K (Fig. 2.10).  Using the simulated I-V data, an Arrhenius plot is 
obtained for SBH extraction using the simulated reverse currents at –0.1 V (Fig. 
2.11).  The extracted ΦB
n
 is ~0.2 eV.  The simulation work shows that ionized S traps 
in the NiSi/n-Si contacts can significantly narrow the barrier region and reduce the 
effective Schottky barrier height to ~0.2 eV by enhancing the tunneling probability of 
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electrons.  The comparable values of experimental and simulated ΦB
n
 reveal that 
enhanced TAT caused by the ionized S traps might be a possible mechanism to 
explain the reduction of effective ΦB
n










































































Ohmic Contact RR = 1
 
(b)  
Fig. 2.9.  (a) Simulated I-V characteristics of NiSi/n-Si contacts with various η (ratio 
of S atoms that act as donor-like traps).  The curve with η of 20% shows a similar 
reverse current compared to the experimental result.  (b) Rectifying factor at ±1V as a 
function of η.  Ohmic contact can be achieved when η is larger than 40%.   
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Fig. 2.10.  The simulated current-voltage characteristics of NiSi/n-Si contact with η of 
20% at various temperatures.   
 
 



























V = – 0.1 V
ΦB
n = 0.2 eV
 
Fig. 2.11.  The Arrhenius plot for ΦB
n
 extraction using the simulated reverse currents 
at –0.1 V.  ΦB
n





We investigated the combination of the cold Si PAI and S implant for NiSi/n-
Si contacts formation.  ΦB
n
 was experimentally extracted to be 0.18 eV for the S 
segregated contacts.  Agglomeration of NiSi films can be delayed by the cold Si PAI.  
A simulation study was performed and S-induced TAT enhancement could explain 
the reduction of ΦB
n
.  The cold Si PAI combined with S implant is a promising 




Selenium Segregation for Effective 
Schottky Barrier Height Reduction 






As discussed in Chapter 1, germanium has a higher electron mobility 
than Si and has been considered a potential channel material for n-channel 
Metal-Oxide-Semiconductor Field-Effect Transistors (n-MOSFETs or n-
FETs) at the 10-nm technology node and beyond.  Good ohmic contacts are 
needed for n
+
 Ge source and drain.  However, strong FLP on n-type Ge causes 
the Fermi level of metallic contact materials to be pinned near the valence 
band maximum of Ge [29],[75],[81],[109]-[111],[170], resulting in high 
effective electron Schottky barrier height.  Therefore, solutions are needed to 
reduce the effective electron Schottky barrier height ΦB
n
 between metallic 
contact materials and n-Ge.   
In this Chapter, we report the first demonstration of ΦB
n
 reduction at 
the interface between NiGe and n-Ge using selenium segregation, giving ΦB
n
 
down to ~0.13 eV.  Contacts with S segregated at the NiGe/n-Ge interface 
were also made for comparison.  Se or S atoms were implanted at the surface 
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of n-Ge, and were pushed to the interface between NiGe and n-Ge during 
germanidation.  Quasi-ohmic behaviour is observed for NiGe/n-Ge samples 
with Se or S segregation. 
 
3.2 Device Fabrication 
All device fabrication steps were performed by the author unless 
otherwise stated.  The process flow for fabricating the Schottky diodes with Se 





type Ge (100) wafers were used as starting substrates.  200 nm of SiO2 was 
deposited by plasma enhanced chemical vapour deposition (PECVD) and 
patterned to expose Ge active regions.   





.  The implantation was performed as an external service job at 
INNOViON Corporation.  Se and S implants were performed at energies of 8 
and 5 keV, respectively.  The projected ranges (Rp) for the implanted species 
Se and S calculated using TRIM software are 66 and 68 Å, respectively (Fig. 
3.2).  For Se implant, the energy was selected so that the peak Se 
concentration is within the top 20 nm of Ge which will later be consumed 
during NiGe formation.  This is to make sure that there are enough Se atoms to 
be pushed to NiGe and n-Ge interface during the germanidation process.  For 
S implant, the implant conditions are similar to those in prior reports [29],[50]-
[52],[55],[75],[81],[89],[170].  The Se and S implants were skipped for a 
control sample.   
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Deposition of SiO2 (200 nm) 
Formation of active regions
Pre-germanide Se or S Implant 
with a dose of 1 × 1015 cm-2
Deposition of Ni (14 nm) 
NiGe formation at 350 ºC 30 s in N2 ambient
Unreacted metal removal by H2SO4










Fig. 3.1.  Process flow of NiGe/n-Ge Schottky diodes with pre-germanide Se or S 
implant and segregation. 







 Simulated Se As-implant Profile



















Fig. 3.2.  Simulated Se and S as-implant profiles using TRIM software.  The 
projected ranges (Rp) for the implanted species Se and S calculated using TRIM 
software are 66 and 68 Å, respectively.   
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After native oxide removal in the active region, 14 nm of Ni was deposited by 
e-beam evaporation.  This was followed by a 350 ºC 30 s anneal in N2 ambient to 
form nickel germanide.  Unreacted metal was then removed using sulfuric acid 
(H2SO4).  Finally, a 200 nm thick Al was deposited on the backside of the wafers.  I-V 
characteristics of the contact devices were measured.  Fig. 3.3 shows the top-down 
view of the diode structures after unreacted metal removal using the optical 
microscopy.  Blanket samples were also prepared using the same implant and 






Fig. 3.3.  The top-down view of the diode structures after unreacted metal removal 




3.3 Results and Discussion 
3.3.1 Electrical Characteristics of Schottky Diodes 
Fig. 3.4 shows the room temperature I-V characteristics of NiGe/n-Ge 
Schottky contacts with different implantation conditions.  The control sample shows 
rectifying I-V behaviour due to strong FLP on n-Ge, giving a large ΦB
n
.  Quasi-ohmic 
I-V behaviour is observed for samples with Se and S implant.  The increased reverse 
currents indicate reduction of the effective Schottky barrier height for electrons.   
Fig. 3.5 shows the low temperature I-V characteristics of the contacts with Se implant 
and segregation.  We used the currents under reverse bias for extraction of the 
effective electron Schottky barrier height [153], where the effects of series resistance 
and junction non-ideality are not significant.  ΦB
n
 was extracted using the activation 
energy method [170].  The current under a low reverse bias was measured at 
temperatures ranging from 260 to 285 K in steps of 5 K for extraction of ΦB
n
.  
According to the thermionic emission theory, temperature dependence of the reverse 
current IR of the diode can be plotted.  The slope can be obtained from a plot of IR/T
2
 
versus 1000/T. The extracted ΦB
n
 of the samples with Se and S implants are 0.13 and 
0.1 eV, respectively.  The control device with no implant has ΦB
n
 of 0.61 eV.  Both 
Se and S show strong potential to lower ΦB
n
 of NiGe/n-Ge.  Based on the extent of 
ΦB
n
 reduction, it appears that S is more effective than Se for the experimental 
conditions used in this work.  Because the reverse current of the S-implanted sample 
is higher than that of the Se-implanted sample, indicating a lower effective Schottky 
barrier height of the S-implanted sample.  However, it is important to point out that 
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the extent of ΦB
n
 reduction is expected to depend on profile of S and Se relative to the 
NiGe/n-Ge interface, and possibly the germanidation conditions.  
 


































14 nm Ni deposition 
Germanidation: 350 C, 30 s
ΦB
n = 0.1 eV
ΦB
n = 0.13 eV
ΦB
n = 0.61 eV
 
Fig. 3.4.  Room temperature current-voltage characteristics of NiGe/n-Ge contact 
devices formed with pre-germanide Se or S implant.  The contact has an area of 100 × 
100 μm2.  ΦB
n
 was extracted using activation energy method.  The extracted ΦB
n
 of 
the samples with Se and S implants are 0.13 and 0.1 eV, respectively.  The rectifying 
behaviour for the control sample indicates strong Fermi level pinning near the valence 
band edge of n-Ge.  ΦB
n
 is 0.61 eV for the control sample without implant. 
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n = 0.13 eV
 
Fig. 3.5.  Low temperature current-voltage characteristics of NiGe/n-Ge Schottky 




).  The inset 
shows the Arrhenius plot used to extract the ΦB
n
.  In order to avoid the influence of 
the voltage drop across the Ge substrate series resistance, the currents under reverse 
bias (-0.1 V) at temperatures ranging from 260 to 285 K were used to extract the 
effective Schottky barrier height.  ΦB
n
 of the sample with S implant was extracted 
using the same method.  The extracted ΦB
n
 of the sample with Se implant is 0.13 eV. 
 
3.3.2 Physical Characterization Of Ge Samples With Selenium Or Sulfur Implant 
The physical characterization of Ge samples received Se or S implant was 
investigated.  Fig. 3.6 shows the cross sectional TEM images of Ge samples with Se 
or S implant.  It is clearly obsevered that both Se and S implants amorphize the Ge 
surface region.  Se implant causes a thicker amorphous layer than S implant does.  
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After a 350 °C 30 s anneal, no amorphized layer remains and continuous NiGe films 
are observed in Fig. 3.7.  Fig. 3.8 shows the thicknesses of the NiGe films formed for 
the Ge control sample and Ge samples with Se or S implant.  Thicknesses of NiGe 
films were measured at 10 positions along the NiGe/n-Ge interface from the TEM 
images in Fig. 3.5.  The thicknesses were plotted using box plot.  The numbers of 
25%, 50%, and 75% indicated the percentage of the range of data points. The square 
indicates the mean of thicknesses for various splits.  In Fig. 3.8, 25% to 75% of data 
points were included in the box region.  A slight improvement on thickness variation 
of NiGe film is observed for Se or S implanted samples compared to the control 
sample.   
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S implant induced PAI
~ 12 nm
Se implant induced PAI
~ 14 nm






Fig. 3.6.  Cross sectional TEM images show Ge surface amorphization caused by Se 




.  The interface between amorphous and 
crystalline Ge is obviously found.  The amorphization of top Ge surface region is 
caused by the Se or S implant induced damage.  The TEM was performed by Dr. 
Qian Zhou of the Department of Electrical and Computer Engineering using the 
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Fig. 3.7.  Cross sectional TEM images of NiGe/n-Ge samples with and without Se or 
S implant after 350 °C 30 s annealing in a N2 ambient.  No obvious interfacial layers 








































Fig. 3.8.  Thicknesses of NiGe films were measured at 10 positions along the NiGe/n-
Ge interface from the TEM images in Fig. 3.5. 
Fig. 3.9 depicts the SEM images of NiGe surface after 350 °C 30 s 
germanidation anneal for various splits.  All samples show smooth surfaces without 
agglomeration.  XRD was performed to check the phase of nickel germanide at IMRE.  
It is found that neither Se nor S implant affects nickel monogermanide film formation, 
as shown in Fig. 3.10.  It indicates that the addition of Se or S implant can not only 
lower ΦB
n




5 um 5 um 5 um
Control S Implant Se Implant
NiGe films formed at 350 ºC 30 s N2
(a) (b) (c)
 
Fig. 3.9.  Top view SEM images show smooth NiGe top surfaces for all samples.   
















































Fig. 3.10.  XRD phase analysis of NiGe/n-Ge films with pre-germanide Se and S 
implants.  The peaks of signal reveal that Se and S do not affect low-resistivity nickel 
monogermanide formation. 
Both the XRD signal peaks and high resolution TEM images indicate that the 
reduction of ΦB
n
 in NiGe/n-Ge is not due to phase change of nickel germanide.  The 
metallic contact material remains the same with pre-germanide S or Se implant.  To 
further investigate the impact of Se or S implant on ΦB
n
 reduction, secondary ion 
mass spectroscopy (SIMS) technique was used to obtain the depth profiles of the 
implanted species in the contacts.  The SIMS was performed as an external service 
job at IMRE.  The intensity of each species was measured in SIMS measurement.  
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Next, the concentration of each species was calculated using the relative sensitivity 
factor (RSF).  Fig. 3.11 and 3.12 show that the implanted Se or S atoms were pushed 
to NiGe/n-Ge interface due to the snowplow effect during germanidation, and clear 
segregation peaks of Se and S were observed.   
 































































Fig. 3.11.  The depth profiles of the implanted species in NiGe/n-Ge contacts with S 




).  Obvious S segregation peak was found at NiGe/n-Ge 
interfaces.  Another S peak was found inside the NiGe film near the surface.   
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Fig. 3.12.  The depth profiles of the implanted species in NiGe/n-Ge contacts with Se 




).  Obvious Se segregation peak was found at NiGe/n-
Ge interfaces.   
 
3.3.3 Proposed Mechanism For Reducing The Effective Schottky Barrier Height 
of Nickel Monogermanide Contacts with Se or S Segregaion 
The reduction of ΦB
n
 is attributed to the segregation of Se and S at NiGe/n-Ge 
interface.  Se is known to act as a donor impurity in Ge, and introduces a shallow 
donor-like trap level at 0.14 eV below the conduction band of Ge [166].  Energy band 
diagram of the NiGe/n-Ge contacts were then simulated using a Technology 
Computer Aided Design (TCAD) software.   
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Fig. 3.13.  Se distribution profile inside n-Ge substrate used in TCAD simulation.  
The Se distribution profile matches with the profile measured by SIMS. 
 
In the simulation, we inserted Se traps in the Ge region which is close to the 
NiGe/n-Ge interface.  The trap level was used 0.14 eV below the conduction band of 
Ge.  The concentration of Se traps is similar to the concentration which was measured 
in SIMS analysis.  Fig. 3.13 shows the Se distribution profile used in simulation.  The 
simulated band diagrams of NiGe/n-Ge structures with and without Se implant are 
shown in Fig. 3.14 and 3.15, respectively.  It is clearly observed that the barrier 
region becomes narrower for the sample with Se traps.  It is because that the shallow 
donor-like traps due to Se segregation at Ge top surface near the NiGe/n-Ge interface 
could lead to sharp downward band bending of Ge, reducing the electron barrier 
width for tunneling.  The presence of traps in Ge near the contact is expected to 
increase the probability of trap-assisted tunneling of electrons through the barrier 
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region [172].  Therefore, Se segregation near the NiGe/n-Ge interface could enhance 
TAT of electrons through the NiGe/n-Ge junction, giving a larger reverse bias current 
which is manifested as a smaller effective electron Schottky barrier height.  S also acts 
as a donor impurity in Ge with a trap level of 0.18 eV below the conduction band of 
Ge [166], and is expected to behave similarly [173].  There is not significant 
difference for the trap levels of S and Se in Ge.  The difference of Schottky barrier 
height tuning effect by S and Se for NiGe/n-Ge contacts may be possible related to 
the atomic configurations of S atoms or Se atoms inside Ge which could be further 
studied in the future.   
 



























Fig. 3.14.  Simulated energy band diagram of NiGe/n-Ge contacts without any 
implant.  The depletion width is wide compared with that of contacts with Se implant. 
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Fig. 3.15.  Simulated energy band diagram of NiGe/n-Ge contacts with Se implant.  
The depletion width is narrow, so that electrons may tunnel through the barrier. 
3.4 Summary 
The effect of Se implant into Ge prior to nickel germanidation was 
investigated.  A low effective Schottky barrier height ΦB
n
 of ~0.13 eV was extracted 
using the activation energy method. It was found that amorphization of the top Ge 
surface caused by Se implant does not affect the formation of the low-resistivity 
nickel monogermanide.  The observed ΦB
n
 reduction is due to Se segregation at 




Low Specific Contact Resistivity 
Nickel Monogermanide Contacts on 
N-type Germanium using a New 
High Temperature Phosphorus and 
Sulfur Co-Implant Technique 
 
4.1 Background 
As we discussed in Chapter 1, Germanium has higher bulk electron 
mobility than silicon, and is a potential channel material for sub-10 nm nFETs.  
High performance Ge nFETs need low contact resistance (Rc), for which there 
are two main challenges: strong FLP near the valence band edge of Ge 
[29],[112], and low concentration of activated n-type dopants in Ge [174]-
[176].  To mitigate FLP and reduce Schottky barrier height (SBH), one 
approach is to insert interfacial or passivation layers between the metal and n
+
 
Ge [61],[62],[112],[109]-[111],[171],[177].  In addition, dopant segregation 
technique was reported to reduce the effective Schottky barrier height at the 
metal/n
+
 Ge interface [69],[90],[94].  Moreover, forming nickel-digermanide 
(NiGe2) by laser thermal anneal also reduces effective Schottky barrier height 
and Rc [120],[178],[179].   
To enhance the active n-type dopant concentration in Ge, laser anneal 
could be used to active the phosphorus and arsenic dopants in Ge with low 
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 was achieved 
[117],[134],[180].  In addition, epitaxial growth of phosphorus-doped n-type 
Ge by low pressure chemical vapour deposition (LPCVD) method was 





reduce Rc of metal/n-Ge contacts [181].  Moreover, a combination of antimony 
(Sb) segregation with epitaxial Ge film by molecular beam epitaxy (MBE) 





[182].  Co-implantation is another approach to increase the carrier 
concentration in n-Ge [81],[137],[183].  A novel high temperature S/D implant 
technique was recently shown to reduce the implant-induced damage and sheet 
resistance of n
+
 Si S/D in Si FinFETs [184].  However, there are no reports on 
the effect of high temperature implant on the physical and electrical 
characteristics of n
+
 Ge contacts.   





demonstrated for the first time to form self-aligned NiGe contacts on n
+
 Ge.  
Using this module, self-crystallization of Ge during implantation was achieved 
and n-type dopant concentration was increased by S segregation at the nickel 
germanide and n
+
 Ge interface.  The physical properties of the Ge samples 




co-implantation were investigated using 
SEM, TEM, and SIMS analyses.  TLM structures were fabricated to 





co-implantation.  The phases of nickel germanide for 
the high temperature implanted samples were investigated using XRD and 
EDX methods.  The possible mechanism of the reduction of the specific 
contact resistivity was proposed and discussed.  The metal thickness‘s effect 
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on accuracy of the extraction of the specific contact resistivity was 
investigated using TCAD tools. 
 
4.2 Benefits of High Temperature Implantation in Ge 
In this Section, we will investigate the material characterizations of 
blanket Ge samples which received RT P
+ 
 implant, HT P
+





 co-implantation using TEM, SEM, and SIMS analyses.  The TEM was 
performed as an external service job at IMRE.  Fig. 4.1(a) shows the cross-
sectional TEM image of a blanket Ge sample that received room temperature 
P
+




 and an energy of 20 keV.  
Conventional RT implant amorphizes the Ge surface and generates high defect 
density at the interface of amorphous and crystalline Ge.  Fig. 4.1(b) shows the 
high magnification cross-sectional TEM image of the interface between the 
amorphous and crystalline Ge regions.  Annealing is needed to re-crystallize 
the amorphous Ge region for device fabrication.   
HT P
+
 implant at 400 °C with the same dose and energy avoids 
implant-induced amorphization, and creates less damage in the Ge lattice than 
RT implant as shown in Fig. 4.2.  Self-crystallization of Ge was observed for 
the blanket Ge sample which received HT implant [Fig. 4.2(b)].  HT implant 
not only gives good single crystalline lattice fringes for planar samples, but 
also for Ge fin structure on buried oxide (BOX) layer on Si substrate as shown 
in Fig. 4.3.  The Ge fin structure was performed using electron beam 
lithography (EBL) patterning technique and inductively coupled plasma (ICP) 
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dry etching process.  Fig. 4.3 (a) shows the schematic of Ge fin structure on 
130-nm-thick BOX layer on Si substrate.  The fin has a width of ~150 nm and 
a height of ~76 nm as shown in Fig. 4.3(b).  Fig. 4.3(c) shows the cross-
sectional TEM image of the Ge fin structure in the A-A‘ plane.  Good single 
crystalline Ge is achieved inside Ge fin which received HT implant [Fig. 













(a)                                             (b) 
Fig. 4.1.  (a) Cross-sectional TEM image of Ge substrate that received room 




 at an 
energy of 20 keV.  The top Ge layer becomes amorphous.  The thickness of 
the amorphous Ge layer is ~30 nm.  The TEM was performed as an external 
service job at IMRE.  (b) High magnification cross-sectional TEM image of 
interfacial region between the amorphous and crystalline Ge.  The implant 









(a)                                             (b) 
Fig. 4.2.  (a) Cross-sectional TEM image of Ge substrate that received high 




 at an 
energy of 20 keV.  (b) High magnification cross-sectional TEM image of Ge 
region that received high temperature phosphorus implant (400 °C) shows 
good monocrystalline lattice, indicating self-crystallization during the high 
























(c)                                                          (d) 
 
Fig. 4.3.  (a) Schematics of Ge fin structure on top of the buried oxide layer 
(BOX) and Si substrate.  The fin structure received high temperature (400 °C) 




 at an energy of 30 keV.  (b) 
Tilted cross-sectional SEM image of Ge fin structure in the A-A‘ plane.  The 
fin width is ~150 nm.  (c) Cross-sectional TEM image of Ge fin in the A-A‘ 
plane.  (d) High magnification cross-sectional TEM image of Ge fin.  
Damage-free crystalline Ge fin is observed. 
 
The depth profile of phosphorus in Ge samples was investigated using 
SIMS analysis.  The SIMS was performed as an external service job at IMRE.  
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Fig. 4.4 shows the depth profiles of phosphorus in two blanket Ge samples 
which received HT P
+
 implant at 400 °C and RT P
+
 implant followed by a 
RTA process at 400 °C for 135 s, respectively.  The HT implant leads to a 
deeper junction compared to the RT implant followed by a RTA annealing.  
Next, we investigated the crystalline quality of Ge blanket sample 
which received HT P
+
 and HT S
+
 co-implantation.  Phosphorus was implanted 




 and an energy of 20 keV followed 




 and an energy of 5 
keV.  Fig. 4.5 shows the cross-sectional TEM image of a blanket Ge sample 




 co-implantation.  A 13-nm-thick dark color layer 
is observed on the top Ge region which should be caused by the HT S
+
 implant.  
Good single crystalline Ge lattice was observed in the high magnification 
TEM image [Fig. 4.5(b)].   
Fig. 4.6 shows the depth profiles of sulfur for the HT S
+
 as-implanted 
Ge sample and HT S
+
 implant Ge sample activated at 550 °C for 30 s in 
nitrogen ambient.  It is observed that sulfur diffused from the Ge surface 
region into the underneath substrate due to the activation.  The segregation of 


































 Hot Implant at 400 
o
C
 RT Implant + 400
 o
C 135 s RTA
 
Fig. 4.4.  Depth profiles (obtained by SIMS) of P in the blanket Ge samples 
with high temperature P
+
 implant at 400 °C and room temperature P
+
 implant 
followed by RTA annealing at 400 °C for 135 s.  The high temperature P
+
 
implant leads to a slightly deeper junction than room temperature P
+
 implant 
sample with additional annealing.  It is caused by the lack of an amorphous 
layer during the HT implant process.   
5 nm
Single Crystalline Ge
Ge Received HT 




(a)                                             (b) 
Fig. 4.5.  (a) Cross-sectional TEM image of Ge substrate that received high 




 at an 
energy of 30 keV followed by high temperature (400 °C) sulfur implant with a 




 at an energy of 5 keV.  (b) High magnification cross-
sectional TEM image of Ge surface region shows good single crystalline Ge. 
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4.3 Device Fabrication 
All device fabrication steps were performed by the author unless 
otherwise stated.  The transfer length method was discussed in Chapter 1 and 
it was used to extract the specific contact resistivity (ρc) of NiGe contacts on 
n-Ge in this Chapter.  Fig. 4.7(a) shows the process flow for fabricating the 















 and an energy of 5 keV.  A RTA at 550 °C for 30 s was used for 
dopant activation.  Ge mesa was formed using ICP dry etching.  Contact 
opening was performed using the contact mask and the mask aligner.  14-nm-
thick Ni was deposited using e-beam evaporator followed by lift-off process.  
Nickel germanide was formed at 350 °C for 30 s using RTA.  To reduce the 
series resistance, another mask with a smaller opening size, i.e. each edge of 
the opening region is 2 µm shorter than that of the contact mask, was used to 
pattern the openings for thick metal.  The largest misalignment of the mask 
aligner is 1 µm.  The design of the masks secures that the thick metal will be 
able to sit inside the NiGe region.  A thicker Ni film (300 nm) was deposited 
using e-beam evaporator followed by lift-off process.  Fig. 4.7(b) shows the 
schematic illustration of the TLM structure used in this work.  Fig. 4.8 shows 












 S Activated at 550 C 30 s















Depth (nm)  




 as-implanted Ge 
sample and activated Ge sample annealed at 550 °C 30 s using RTA.  The SIMS was 
performed as an external service job at IMRE. 
Starting p-Ge Substrate (5×1018 cm-3)
Implantation Splits:
a) HT Phosphorus Implant 
(2×1015 cm-2 , 30 keV, HT)
b) HT Phosphorus (2×1015 cm-2 ,  
30 keV, 400 ºC ) and Sulfur (5
×1014 cm-2 ,  5 keV, HT) 
Activation Annealing at 550 ºC for 30 s
ICP Dry Etching of n-Ge Mesa
Patterning of Contact Openings 
E-beam Evaporation of 14 nm Ni and Lift-Off
NiGe Formation using RTA
--350 ºC for 30 s N2 ambient
Patterning of Thick Metal Openings 











Fig. 4.7.  (a) Process flow for fabrication of the n-Ge TLM structure.  High 
temperature phosphorus and sulfur co-implant was used for the first time.  NiGe was 
formed by RTA.  (b) Schematic illustrating the TLM structure with NiGe on top of n-
Ge mesa on p-Ge substrate. 
 
 
Fig. 4.8.  Top view SEM image of a TLM structure.  The bright color rectangle 
regions are NiGe contacts.  The numbers indicate the various spacings d of TLM 




4.4 Electrical Characteristics 





were measured between two adjacent metal contact pads separated by various contact 
spacings d, showing an ohmic behavior (Fig. 4.9).  By plotting the total resistance 
between two contacts RT versus spacing d, as shown in Fig. 4.10, the contact 
resistance RC can be extracted from the intercept of the linear fitting line with the 





sample and HT P
+
 implant sample, respectively.  The contact length L and contact 
width W of the TLM are 35 and 96 µm, respectively.  Therefore, the assumption of 
L > 1.5LT is valid, where LT is transfer length and can be extracted from the intercept 
of the linear fitting line with the horizontal axis in Fig. 4.10.  The specific contact 
resistivity ρc could be obtained byError! Objects cannot be created from editing 
field codes.
 [156].  The calculated ρc is 9.38 × 10
-7
 ·cm2 for the HT P+ implanted 
sample.  With the addition of HT S
+
 implant, ρc is reduced to 1.64 × 10
-7
 ·cm2, 
indicating the good potential of HT S
+
 for ρc reduction.  The mechanism of ρc 
reduction by sulfur will be discussed later.  Cumulative distribution of the specific 
contact resistivity of the samples with HT P
+
 implant only and HT P
+
 followed by HT 
S
+
 implant are shown in Fig. 4.11(a) and (b), respectively.  The tight distribution was 










HT P+ and S+ Implanted 
TLM Sample 
























implant.  The currents were measured between two adjacent metal pads with various 
spacings.  An ohmic behavior is observed. 
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ρc = 9.38  10
-7 ·cm2
ρc = 1.64  10
-7 ·cm2
 
Fig. 4.10.  Resistance versus contact spacing for high temperature P
+
 only and high 
temperature P
+
 followed by high temperature S
+
 samples.  Linear regression (solid 
lines) was performed.  The extracted contact resistivity was reduced from 9.38 × 10
-7
 
to 1.64 × 10
-7

















































































Fig. 4.11.  (a) Cumulative probability of the specific contact resistivity extracted from 
10 TLM structures with high temperature P
+
 implant.  The tight distribution is 
observed.  (b) Cumulative probability of the specific contact resistivity extracted from 




 co-implant.   
84 
 






Three main factors can affect ρc of metal/n-Ge contacts, i.e. phase of the NiGe 
formed [90],[179], carrier concentration at the Ge surface 
[117],[134],[137],[180],[181],[182],[183], and the position of the metal work function 
with respect to the Ge valence band edge [112],Error! Reference source not found..  
The EDX was performed as external service jobs at IMRE.  In Fig. 4.12, XRD 
characterization was performed to examine the phase of nickel germanide film 
formed by RTA at 350 °C 30 s for the sample with HT P
+
 implant and nickel 
monogermanide phase is observed.  Fig. 4.13 shows the cross-sectional TEM image 





 co-implant.  A clear dark metal layer is observed with SiO2 capping layer on 
top.  EDX analysis in the inset of Fig. 4.13 shows that the nickel monogermanide 
phase was formed, indicating that the insertion of HT S
+
 implant does not affect the 





implant is not caused by the phase change of nickel germanide film.   
Fig. 4.14 shows the depth profiles of various species in NiGe/n-Ge contacts 




 co-implant.  A clear segregation peak of S was 
observed at the NiGe/n-Ge interface, which may enhance the trap assisted tunnelling 
(TAT) of electrons through the barrier and eventually reduce ρc [90].  It is observed 
that there is another peak of S inside nickel germanide layer which does not change 




































































 co-implant.  Inset shows the high magnification cross-sectional 
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TEM image of NiGe/n-Ge interfacial region.  Nickel monogermanide was found 
using EDX measurement.   




























































Fig. 4.14.  SIMS depth profiles of the implanted species in NiGe/n-Ge indicate an 
obvious S segregation peak at the NiGe/n-Ge interface.  Another S peak is observed 
inside NiGe film.   
 




 co-implant sample after activation 
annealing at 550 °C 30 s was sent for infrared ellipsometry measurement.  The 
measurement and analysis of infrared ellipsometry results were performed by Dr. 
Vijay Richard D‘Costa of the Silicon Nano Device Lab at National University of 
Singapore.  The average active carrier concentration (ND) in the Ge surface region 
was determined by fitting ellipsometric angles (ψ and Δ) with a Drude model in the 
infrared range from 0.045 to 0.065 eV (Fig. 4.15) [185].  The same infrared 
ellipsometry measurement and fitting were performed for the blanket HT P
+
 sample.  
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The values of ND are 2.3 × 10
19




 for HT P
+





-implanted sample, respectively.  There is a 13% increment of ND with 
the insertion of HT S
+
 implant.  It was reported that HT implant would reduce the 
thermally stable bond of phosphorus with vacancies, resulting in an enhanced 
activation rate of phosphorus in n-Ge [185].  Further study is needed to investigate 
the mechanism of the enhancement on carrier concentration in n-Ge by HT implants 
in future.   
To understand the effect of S on the reduction of ρc, the energy band diagram 
of a typical metal/n-Ge contact is shown in Fig. 4.16(a).  First of all, electrons 
encounter a large Schottky barrier height (ΦB
n
) due to the strong FLP near the Ge 
valence band edge.  Therefore, small effective ΦB
n
 on n-Ge is needed to reduce the 
contact resistance.  Second, it is difficult to achieve high n-type doping concentration 
in Ge due to the low solid solubility and high diffusivity of n-type dopants[112], 
[117],[178],[179], Therefore, thermionic emission (TE) dominates at the lightly 
doped n-Ge surface and the electrons can only surmount the barrier by TE, leading to 
a low Schottky current and high Rc.  Doping concentration at Ge surface needs to be 
increased to reduce the barrier thickness through which electrons tunnel, resulting in 
the increased thermionic field emission (TFE) and FE currents [71],[90],[175] [Fig. 
4.16(b)].  In addition, S introduces donor-like traps located ~0.18 eV below the 
conduction band of Ge [187], and the ionized S traps could increase the probability of 
electrons tunnelling through the barrier region by trap-assisted tunneling [90],[188].  
In this work, the addition of HT S
+
 implant increases the carrier concentration of n-
Ge according to infrared ellipsometry measurement results, resulting in high TFE and 
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FE currents.  Moreover, the addition of HT S
+
 implant introduces donor-like traps in 
Ge surface region which may enhance the trap-assisted tunneling current.  Eventually, 
a low ρc of 1.64 × 10
-7
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Fig. 4.15.  Experimental (square) and modeled (line) ellipsometric angles from 














4.6 Effect of Metal Thickness on the Accuracy of the Extraction 
of the Specific Contact Resistivity 
As the transistors continue to be scaled down and Rc becomes to dominate 
the drive current, the extraction of ρc for metal/semiconductor contacts is of a great 
importance for CMOS technology.  The transmission line method is a useful tool to 
describe the behavior of the metal to semiconductor contact resistance.  However, one 
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(TFE)
Field Emission (FE)







Fig. 4.16.  (a) Energy band diagram of a typical metal/n-Ge contact showing two 
major reasons for high contact resistivity, i.e. Fermi Level Pinning near valence band 
edge and low n-type doping concentration in Ge.  (b) Energy band diagram of a 
metal/n-Ge contact with S induced traps at metal/n-Ge interface and increased doping 
concentration, leading to high TFE and FE currents. 
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the metal pad should be negligible [156], which is hard to be achieved in the real 
experiment, especially for measurement of the extremely small ρc.  Therefore, it is 
very important to check the metal thickness‘s effect on the extraction of ρc in the real 
experiment.  We used the TCAD tools to simulate the TLM structures with various 
metal thicknesses and extracted the ρc using the output I-V characteristics from these 
TLM structures (Fig. 4.17).  Comparing the extracted ρc using simulation results of 
TLM and the input ρc value in the code which two are supposed to be same if the 
resistance of metal is negligible, we can know the metal thickness induced inaccuracy 
on the ρc extraction.  The total metal thickness was varied from 25 nm to 550 nm in 
the simulation.  For each metal thickness, TLM structures with the spacings of 1, 2, 
and 3 µm were used to simulate I-V characteristics while the applied voltage is from 0 
to 1 V between two metal pads.  Eventually, ρc can be extracted using the resistance 
versus spacing plot for each metal thickness.   
n-Ge (2.5  1018 cm-3)





Fig. 4.17.  Schematic illustration of the TLM structure used in TCAD simulation.  




.  The input value of ρc at metal/n-
Ge interface is 1.0 × 10
-9
 ·cm2.  The metal thicknesses are 25, 300, 450, and 550 
nm.  The spacings are 1, 2, and 3 µm.  The length of the metal pad is 10 µm. 
Fig. 4.18 shows the simulated resistance versus spacing plot for each metal 
thickness.  The ρc was extracted using the slope and intercept in y-axis for each split 
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as we discussed in Section 4.4.  To investigate the accuracy of ρc extraction using 
TLM structures with various metal thicknesses, Fig. 4.19 shows the extracted ρc in 
simulation as a function of the metal thickness.  It is clearly observed that the 
extracted ρc for TLM with 25-nm-thick metal is ~20 times larger than the input ρc 
value (1.0 × 10
-9
 ·cm2) in the code, indicating a very poor accuracy of ρc extraction.  
After increasing the metal thickness from 25 to 300 nm, the extracted ρc becomes 
1.33 × 10
-9
 ·cm2, indicating a ~93% reduction of extracted ρc caused by the increase 
of metal thickness.  Compared to the input ρc value, there is still a 33% increment for 
300-nm-thick split.  To further increase the metal thickness to 550 nm, the extracted 
ρc becomes 1.03 × 10
-9
 ·cm2 which is very close to 1.0 × 10-9 ·cm2, indicating a 
good accuracy of ρc extraction and the variation is only ~3%.  Therefore, 300-nm-
thick metal can significantly reduce the extracted ρc compared to 25-nm-thick metal.  
Further increase of the metal thickness, e.g. 450 and 550 nm, will continue to reduce 
the extracted ρc value but the ρc reduction effect by increasing the metal thickness 
appears to saturate.  For real experiment design, 550-nm-thick metal should lead to 
more accurate ρc by eliminating the metal resistance effect.  However, we used 300-
nm-thick metal to fabricate our TLM structures because the thicker metal is difficult 
for lift-off process.  Based on my experience, 300 nm is a safe value to maintain a 
good lift-off process.  Beyond 300 nm, it is hard to lift-off the metal pads with small 
spacings, e.g. 1 or 2 µm.  
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Fig. 4.18.  Resistance versus contact spacing for various metal thicknesses, i.e. 25, 
300, 450, and 550 nm.  Linear regression (dash lines) was performed for each split.  
The ρc could be extracted using the slope and intercept in y-axis. 





























The extractedρc using TLM
in simulationfor various
metal thicknesses.
Input ρc is 1 10
-9 ·cm2 
  
Fig. 4.19.  The extracted specific contact resistivity as a function of the metal 
thickness.  The input ρc is 1.0 × 10
-9
 ·cm2 in the code.  It is clearly observed that the 
thin metal will cause a poor accuracy of ρc extraction. 
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4.7 Failed Experiment of Ge FinFET Fabrication 
The proposed contact formation technique is targeted for Ge FinFET for next 
generation of transistors in the semiconductor road map.  We attempted to fabricate 
Ge FinFET but failed.  In this Section, the failed experiment of Ge FinFET is 
documented for the readers‘ reference.   
Fig. 4.20 is a typical process flow for Ge FinFETs fabrication.  The starting 
material is Ge on insulator wafer.  The Ge thickness is about 70 nm and oxide layer is 
about 135 nm.  Next, we used the ebeam lithography to pattern Ge fin and 
source/drain regions in IMRE.  After that, we used the lam etcher to form Ge fin and 
source/drain regions using plasma etching.  Pre-gate clean was performed using DHF 
and DI water.  The sample was transferred into RTO directly to form GeO2 as 
passivation layer.  After GeO2 formation, the sample was transferred to ALD machine 
quickly for 5 nm Al2O3 deposition in DSI.  Next, we quickly transfer the sample to 
physical sputtering machine for 100 nm TaN deposition.  After that, the second 
ebeam lithography step was performed to pattern gate.  The gate was formed using 
ICP machine with CF4 plasma etching.  The sample was sent to Applied Materials for 
hot phosphorous implant.  When the sample came back, we used the RTP to anneal 
the sample at 400 °C for 120 s.  A 8 nm thick nickel layer was deposited using ebeam 
evaporator.  NiGe was formed using RTP at 350 °C for 30 s in N2 ambient.  
Unreacted metal was removed using SPM.   
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Starting GeOI Substrate: Ge thickness: ~70 nm, 
BOX thickness: ~135 nm.
Ebeam Lithography for Ge Fin and Source/Drain  
Patterning.
Mesa etching for Ge Fin and Source/Drain 
Formation.
Pre-gate cleaning and RTO GeO2 Oxidation.
ALD High-k Al2O3 deposition ~5 nm 
Sputter TaN metal gate deposition ~100 nm
Ebeam Lithography for Gate Patterning.
Gate etching using ICP: CF4 plasma
Hot Phosphorus Implant (2×1015 cm-2 , 30 keV)
Activation annealing (400 °C  120 s)
Deposition of Ni (8 nm)
NiGe formation at 350 ºC in N2 ambient
Unreacted metal removal using SPM
 

















The electrical measurement was performed after the device fabrication.  First 
of all, Fig. 4.22 shows the top view microscope image of Ge FinFETs.  It was noticed 
that some devices were dirty after the process as shown in Fig. 4.22 (a).  I only picked 
the clean Ge FinFETs for measurement as shown in Fig. 4.22 (b).  The conductivities 
of gate, source, and drain pads were checked first as shown in Fig. 4.23, which 
indicated the gate, source, and drain pads are conductive.  The ID-VD characteristics 
were measured under gate bias of 0, 1, and 2 V as shown in Fig. 4.24.  It was clearly 
observed that there was no gate control for Ge FinFETs, indicating the issue of gate 
stack formation.  The ID-VG characteristics were measured and shown in Fig. 4.25 
which double confirmed that there was no gate control for Ge FinFETs.  Basically, 
the drive current was not controlled by the gate voltage as indicated in the output and 
transfer characteristics in Fig. 4.24 and Fig. 4.25, respectively.  The possible root 









Fig. 4.22.  Top view microscope image of Ge FinFETs. (a) A dirty Ge FinFET.  (b) A 
clean Ge FinFET.   
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Fig. 4.23.  (a) Conductivity check on source/drain pad of Ge FinFET.  (b) 
Conductivity check on TaN gate pad of Ge FinFET.   
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Fig. 4.24.  The ID-VD characteristics of Ge FinFETs were measured under gate bias of 
0, 1, and 2 V.  No gate control for Ge FinFETs. 

























Fig. 4.25.  The ID-VD characteristics of Ge FinFETs were measured under gate bias of 
0, 1, and 2 V.  No gate control for Ge FinFETs. 
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In conclusion, the architecture of Ge FinFET was successful but the Ge 
FinFETs were not working.  There was no typical I-V chracteristics for my Ge 
FinFETs due to no gate control of Ge FinFETs.  Therefore, the proposed contact 
formation technique could not be successfully incorporated in Ge FinFETs in my 
thesis.  The yield of Ge FinFET in our lab is low due to the complexity of process.  It 
is a common issue in our lab and other students also encountered the same issue.  One 
of them only got 1 working FinFETs after the complete process.  The possible root 
cause may be the poor gate stack formation of Ge FinFETs.   
 
4.8 Summary 




 co-implant technique for the formation of 





 co-implant increases the activated n-type dopant concentration due 
to S segregation at the metal/n
+
 Ge interface, and introduces ionized S traps for higher 
TAT probability, leading to a low ρc of 1.64 × 10
-7
 ·cm2.  This S/D formation 




Ni(Ge1-xSnx) Ohmic Contact 
Formation on N-type Ge1-xSnx using 




Germanium-tin is predicted to have high electron mobility and shows 
promise as an alternative channel material for n-MOSFETs [12].  Ge1-xSnx 
channel n-MOSFETs was recently reported [17], [14], and non-self-aligned 
metallic Ni [17] and Ti/Al [14] contacts on n
+
 Ge1-xSnx source and drain (S/D) 
were used.  Good self-aligned ohmic contacts with low Schottky barrier height 
(SBH) on n
+
 Ge1-xSnx S/D are needed.  However, there are no reports of self-
aligned ohmic contact formation on n-type Ge1-xSnx (n-Ge1-xSnx).  In addition, 
a challenge for forming metallic contacts on n-type Ge or Ge1-xSnx is the 
pinning of the Fermi level of metallic materials towards the valence band edge, 
leading to a large Schottky barrier height for electrons and therefore high 
contact resistance. 
One potential approach to form self-aligned ohmic contact is to 
introduce specific atomic species by implant prior to self-aligned silicidation 
or germanidation [37],[76],[117],[189].  It was discussed in Chapter 1 that 
implanted species will be pushed to the metal-semiconductor interface, 
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resulting in a low effective Schottky barrier height (ΦB) and thus a low contact 
resistance (Rc).  For NiSi contacts on silicon, the effective Schottky barrier 
height can be reduced using implantation and segregation of sulfur 
[49],[50],[52],[54],[55],[56],[84],[140], selenium [82],[83],[140], aluminum 
(Al) [77]-[80],[85],[88], tellurium (Te) [86],[87], and indium (In) [53].  For 
NiGe contacts on n-type germanium (n-Ge), the effective electron Schottky 
barrier height was reduced using implantation and segregation of sulfur (S) 
[29],[69],[75],[81],[90] and selenium (Se) [90].  For p-type germanium (p-Ge), 
an ohmic contact can be easily formed due to strong pinning of metal Fermi 
level towards the valence band of Ge [29],[69],[75].  For n-Ge1-xSnx, it will be 
very interesting to investigate the feasibility of self-aligned ohmic contact 
formation using implantation and segregation of selected atomic species. 
In this Chapter, we report the first demonstration of self-aligned 
Ni(Ge1-xSnx) ohmic contacts on n-Ge1-xSnx, featuring ion implantation and 
segregation of selenium or sulfur at the Ni(Ge1-xSnx)/n-Ge1-xSnx interface.  Se 
or S atoms were implanted into n-Ge1-xSnx, and were pushed to the interface 
between Ni(Ge1-xSnx) and n-Ge1-xSnx during stanogermanidation, resulting in 
low effective electron Schottky barrier heights (ΦB
n
) of 0.12 and 0.11 eV, 
respectively.  Ohmic behavior was successfully achieved.  Se and S 




5.2 Device Fabrication 
All device fabrication steps were performed by the author unless 





) Ge (100) substrate.  Ge1-xSnx layer was grown by a collaborator 
using MBE.  The substitutional Sn composition is 4.2%, as determined by 
high resolution X-ray diffraction (HRXRD).  Figure 5.1 shows the TEM 
image of the epitaxially grown GeSn layer on n-type Ge (100) substrate.  The 
GeSn film was doped using phosphorus (P) at energies of 50, 130, and 250 
keV.  The implantation was performed as an external service job at the 





.  A 400 ºC 5-minute rapid thermal anneal (RTA) step was used for P 






Fig. 5.1.  TEM image of the epitaxially grown Ge1-xSnx layer on top of n-type 
Ge (100) substrate.  The TEM was performed as an external service job at the 
Institute of Materials Research and Engineering.  The interface between Ge1-
xSnx and Ge is clearly observed.  The quality of the epitaxial Ge1-xSnx is good.  




200 nm PECVD SiO2 was deposited and patterned to define active 
regions.  Here, experimental splits were introduced.  The samples either 
received Se implant or S implant.  Se or S implant was performed at energies 




.  The target 
implant range for Se or S is 6.8 and 6.6 nm below the GeSn surface, 
respectively.  With the implant conditions used in this work, the topmost GeSn 
layer is amorphized, and there should be some crystal damage or disorder 
beneath the amorphous-crystalline boundary.  From TEM analysis of S 
implanted and Se implanted Ge samples in a separate experiment in Chapter 3, 
the S implanted one seems to have less crystal disorder or damage in the Ge 
lattice as compared to the Se implanted one. 
A 10-nm-thick Ni was deposited after native oxide removal in the active 
region.  This was followed by a RTA at 350 ºC for 30 s in N2 ambient for the 
stanogermanidation.  The stanogermanidation consumed the amorphous GeSn 
layer.  Unreacted Ni was then removed using concentrated sulfuric acid 
(H2SO4).  This completed the formation of self-aligned Ni(Ge1-xSnx) contacts. 
Finally, 200 nm thick Al was deposited on the backside of the samples.  I-
V characteristics of the contact devices with an area of 100 × 100 μm2 were 
measured.  Blanket samples were also prepared using the same implant and 
stanogermanidation conditions for physical analyses such as XRD and time-
of-flight secondary ion mass spectrometry (TOF-SIMS).  Figure 5.2 shows a 
schematic of a Ni(Ge1-xSnx)/n-Ge1-xSnx Schottky diode with pre-










Segregated Se or S
Al
 
Fig. 5.2.  Schematic of a Ni(Ge1-xSnx)/n-Ge1-xSnx contact with pre-
stanogermanide Se or S implant and segregation.  S or Se implant was 
performed prior to the deposition and reaction of Ni with Ge1-xSnx to form 
Ni(Ge1-xSnx) or NiGeSn. Electrical characterization was done by applying a 
voltage V on Ni(Ge1-xSnx), and the Al contact is grounded. 
 
5.3 Results and Discussion 
5.3.1 Material Characterization Of Blanket Samples Of Nickel 
Stanogermanide Films With Selenium Or Sulfur Implant 
In Fig. 5.3, XRD characterization was performed to examine the phase of 
nickel stanogermanide films.  Similar profiles are observed for the samples 
which received Se or S implant.  The low-resistivity nickel 
monostanogermanide phase would form after a 350 °C 30 s anneal [191].  It 
was reported that the Ni(GeSn) peaks are closely coinciding with those of 
NiGe due to the small amount of Sn [191].  Therefore, we used NiGe peaks 
locations to analyze the phase of Ni(GeSn) layer.  In this experiment, nickel 
monostanogermanide phase was found for both Se and S samples, indicating 
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that neither Se nor S implant affects the phase formation for nickel 
monostanogermanide.   
 



































































Fig. 5.3.  XRD characterization of Ni(Ge1-xSnx) films for the samples with Se 
and S implant.  It is found that the phase of Ni(Ge1-xSnx) is nickel 
monostanogermanide after a 350 °C 30 s anneal.  Se and S do not affect the 
formation of low-resistivity nickel monostanogermanide. The XRD was 
performed as an external service job at IMRE. 
5.3.2 Electrical Characterization Of Diodes With Selenium Or Sulfur 
Implant 
Figure 5.4 shows the room temperature I-V characteristics of Ni(Ge1-
xSnx)/n-Ge1-xSnx contacts with different implantation conditions.  The control 
sample without any implant shows rectifying I-V behaviour, giving a large 
ΦB
n







































n = 0.11 eV
ΦB
n = 0.12 eV
10 nm Ni
350 ºC 30 s N2
 
Fig. 5.4.  Room temperature current-voltage characteristics of Ni(Ge1-xSnx)/n-
Ge1-xSnx contact devices formed with pre-stanogermanide Se or S implant. The 
contact has an area of 100 × 100 μm2.  ΦB
n
 was extracted using activation 
energy method.  The extracted ΦB
n
 of the samples with Se and S implants are 
0.12 and 0.11 eV, respectively.  The rectifying behaviour for the control 
sample indicates strong Fermi level pinning near the valence band edge of n-
Ge1-xSnx. 
 
implant.  The increased reverse currents indicate reduction of the effective 
Schottky barrier height for electrons.   
Figure 5.5 shows the cumulative probability plot of the reverse current 
measured at -1 V for Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with Se or S implant.  
The lower crystal damage for the S implanted sample as compared to the Se 
implanted sample may explain the smaller spread in the reverse current 
density, as current density may also be caused by defect density due to crystal 









































Fig. 5.5.  Cumulative probability plot of the reverse current measured at -1 V 
for Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with Se and S implant. 
 
Figures 5.6 and 5.7 show the Arrhenius plots used for extraction of ΦB
n
 of the 
samples with Se or S implant.  The inset shows the low temperature I-V 
characteristics of the Ni(Ge1-xSnx)/n-Ge1-xSnx contacts.  The details of method 
of extraction of ΦB
n
 can be found in references[27],[61],[62],[92],[187],[194].  
We used the currents under reverse bias for extraction of the effective electron 
Schottky barrier height [24], where the effects of series resistance and junction 
non-ideality are not significant.  ΦB
n
 was extracted using the activation energy 
method [69], [192], [193].  The current under a low reverse bias was measured 
at temperatures ranging from 230 to 255 K in steps of 5 K.  According to the 
thermionic emission theory [69], [192], [193], temperature dependence of the 













































Fig. 5.6.  Arrhenius plot of Ni(Ge1-xSnx)/n-Ge1-xSnx contacts formed with pre-




).  The Se implanted sample 
with the median value for current density was used in low temperature I-V 
measurement.  The inset shows the low temperature current-voltage 
characteristics used to extract ΦB
n
.  In order to avoid the influence of the 
voltage drop across the substrate series resistance, the currents under reverse 
bias (-0.1 V) at temperatures ranging from 230 to 255 K were used to extract 
the effective Schottky barrier height.  The extracted ΦB
n



















































Fig. 5.7.  Arrhenius plot of Ni(Ge1-xSnx)/n-Ge1-xSnx contacts formed with pre-




).  The inset shows the low 
temperature current-voltage characteristics used to extract ΦB
n
.  The extracted 
ΦB
n
 is 0.11 eV. 
 
where A is diode area, A
**
 is effective Richardson constant, k is Boltzman 
constant, q is the electronic charge, and T is the measurement temperature.  
The slope can be obtained from a plot of IR/T
2
 versus 1000/T.  ΦB
n
 was 
calculated from the slope.  The extracted ΦB
n
 of the samples with Se and S 
implants are 0.12 and 0.11 eV, respectively.  Introduction of Se or S lowered 
ΦB
n
 of Ni(Ge1-xSnx)/n-Ge1-xSnx contacts.  Based on the experimental 
conditions used in this work, S and Se are comparable in the extent of ΦB
n
 
reduction.  However, it is important to point out that the extent of ΦB
n
 
reduction is expected to depend on profile of Se and S relative to the Ni(Ge1-
xSnx)/n-Ge1-xSnx interface, and possibly the stanogermanidation conditions. 
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To further investigate the impact of Se or S implant on ΦB
n
 reduction, Fig. 
5.8 shows the depth profiles of the implanted species in Ni(Ge1-xSnx)/n-Ge1-
xSnx as obtained by time-of-flight secondary ion mass spectroscopy 
measurement.  The SIMS was performed as an external service job at IMRE.  
It is found that implanted Se and S atoms are pushed to Ni(Ge1-xSnx)/n-Ge1-
xSnx interface due to the snowplow effect during stanogermanidation, and clear 
segregation peaks of Se and S are observed.  It is found that Se segregation 
peak is located inside the Ni(Ge1-xSnx) film while S segregation peak is at the 
interface of Ni(Ge1-xSnx) and n-Ge1-xSnx.  It is believed that the ΦB
n
 reduction 
observed is attributed to Se or S segregation in Ni(Ge1-xSnx)/n-Ge1-xSnx 
contacts.   
5.3.3 Mechanisms For Reduction Of The Effective Schottky Barrier Height 
In Selenium Or Sulfur Implanted Nickel Germanium Tin Contacts 
In this Section, we will discuss a possible mechanism which leads to the 
significant increase of the reverse bias current for Ni(Ge1-xSnx)/n-Ge1-xSnx 
contacts.  Figure 5.9 shows an energy band diagram for a Ni(Ge1-xSnx)/n-Ge1-
xSnx contact.  According to the thermionic emission theory [69], [192], [193], 
carriers with excess energy higher than the Schottky barrier height can 
surmount the barrier, leading to a thermionic emission current, as shown in 
equation (1).  Electrons with lower energy may surmount the Schottky barrier 
if Fermi level of metal contact is nearer to the conduction band of Ge1-xSnx, or 
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(b) 
Fig. 5.8.  (a) The depth profiles of the implanted species in Ni(Ge1-xSnx)/n-Ge1-




).  (b) The depth profiles of 
the implanted species in Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with Se implant (8 




).  Obvious S segregation peak was found at Ni(Ge1-xSnx)/n-
Ge1-xSnx interface while the Se segregation peak was located inside Ni(Ge1-
xSnx) layer.  It is believed that Se and S atoms were pushed to the interface due 















Fig. 5.9.  Energy band diagram of a Ni(Ge1-xSnx)/n-Ge1-xSnx contact without 
any implant and segregation.  Ef, Ec, and Ev are the Fermi energy level, 
conduction, and valence band edge, respectively.  Electrons may surmount the 
actual Schottky barrier by TE. 
 
reveals that the Se or S implant has a negligible impact on the bulk property of 
nickel stanogermanide film, and a change of the workfunction of nickel 
stanogermanide is not expected.  S passivation or segregation has been 
proposed to cause Fermi level depinning on Ge, so as to reduce the electron 
Schottky barrier height without modifying the metal workfunction [61],[69].  
Based on the simulation results and the physical understanding, we propose 
another possible model involving trap-assisted tunneling, which could co-exist 
with Fermi level depinning for explaining the ΦB
n
 reduction caused by Se or S 
segregation.  
The presence of Se or S atoms at the metal-semiconductor interface has 
been reported to reduce the effective ΦB
n
, thus giving a high reverse current 
[29],[49],[50],[52],[54],[55],[56],[69],[75],[81],[84],[90],[140].  In this work, 
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Se and S segregation should be responsible for the achievement of the ohmic 
contact formation on n-Ge1-xSnx.  Se and S are known to act as donor 
impurities in Ge, and introduce the shallow donor-like trap levels below the 
conduction band of Ge [187].  S has a trap level of 0.18 eV below the 
conduction band of Ge, while Se has double trap levels of 0.14 and 0.28 eV 
below the conduction band of Ge [187].  Se and S may have similar behaviour 
in Ge1-xSnx having a low Sn composition.  The presence of the ionized Se or S 
traps might cause band bending of the semiconductor substrate, thus reducing 
the barrier depletion width and increasing the electron tunneling probability 
[86],[90],[92].  A high reverse bias current is consistent with a low ΦB
n
 or the 
formation of an ohmic contact. 
To verify this postulation, simulation was performed to examine the 
energy band diagram of the Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with or without S 
or Se implant using Synopsys Technology computer-aided design tools [194].  
S was simulated as donor-like traps with a trap level at 0.18 eV below the 
conduction band of GeSn, while Se was simulated as donor-like traps with 
double trap levels at 0.14 and 0.28 eV below the conduction band of GeSn in 
the simulation [187].  The S or Se distribution within the substrate is modeled 
with a piecewise distribution profile that closely matches the S or Se profile 
obtained from the SIMS analysis.  Fermi-Dirac carrier statistics was used to 
simulate the energy band diagram of the Ni(Ge1-xSnx)/n-Ge1-xSnx Schottky 
contact with the modeled S or Se traps at 300 K.  The workfunction of the 
Ni(Ge1-xSnx) used in the simulation is set to 4.61 eV.  The substrate is doped 




.  The band gap of GeSn with a 
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Sn composition of 4.2 % is 0.59 eV [185], [195].  The electron affinity of 
GeSn with 4.2 % Sn is 4.051 eV [196]. 
Figure 5.10(a) shows the actual, the modeled, and the ionized S traps in 
the simulation.  The model of incomplete ionization of impurities is used to 
calculate the ionization rate of S or Se traps.  The ionized S profile shows 
near-complete ionization of the S traps in the first few nanometers away from 
the Ni(Ge1-xSnx)/n-Ge1-xSnx interface and the percentage ionization becomes 
lower as one moves away from the Ni(Ge1-xSnx)/n-Ge1-xSnx interface.  This 
might be explained by a partial occupancy of the donor-like trap level with 
electrons while is caused by the lowering of the conduction band and the 
donor-like trap level toward the Fermi level in the deeper n-Ge1-xSnx region 
[86], [193].  Figure 5.10(b) shows the simulated energy band diagrams of the 
sample with the ionized S traps near the Ni(Ge1-xSnx)/n-Ge1-xSnx interface.  It 
is clearly observed that the addition of the ionized S traps leads to a sharp 
downward band bending of Ge1-xSnx.  To examine the effect of the ionized Se 
traps, the similar simulation was performed, as shown in Fig. 5.11.   
The simulation shows that the presence of the ionized S or Se traps near 
the Ni(Ge1-xSnx)/n-Ge1-xSnx interface reduces the barrier depletion width for 
tunneling, and also increases the probability of trap-assisted tunneling of 
electrons through the barrier region [86],[90],[92].  Fig. 5.12 shows the 
simulated I-V characteristics of the S implanted Ni(Ge1-xSnx)/n-Ge1-xSnx 
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Fig. 5.10.  (a) The depth profile of sulfur used in numerical simulation is plotted using 
a solid line, which fits well to the experimental SIMS sulfur profile (in circles).  The 
profile of ionized sulfur traps was extracted from numerical simulation.  (b) 
Simulated energy band diagram of the Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with and 
without S implant and segregation.  Ef, Ec, and Ev are the Fermi energy level, 
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Fig. 5.11.  (a) The depth profile of selenium used in numerical simulation is plotted 
using a solid line, which fits well to the experimental SIMS selenium profile (in 
circles). The profile of ionized selenium traps was extracted from numerical 
simulation.  (b) Simulated energy band diagram of the Ni(Ge1-xSnx)/n-Ge1-xSnx 
contacts with and without Se implant and segregation.  Ef, Ec, and Ev are the Fermi 

















 Turn on TAT





















Fig. 5. 12.  Simulated I-V characteristics of the S implanted Ni(Ge1-xSnx)/n-Ge1-xSnx 
contacts with and without turning on the TAT model. 
 
energy than the actual Schottky barrier height may tunnel from Ni(Ge1-xSnx) to n-Ge1-
xSnx by TAT, giving a larger reverse bias current which is manifested as a smaller 
effective electron Schottky barrier height.  This could contribute to the ohmic contact 
formation on n-Ge1-xSnx in this work.  This points towards further tuning of the 
implant conditions of segregation species and also the stanogermanidation conditions 
so as to push more S or Se atoms to the Ni(Ge1-xSnx)/n-Ge1-xSnx interface for further 
ΦB
n
 reduction.  A higher concentration of segregated S and Se near the Ni(Ge1-
xSnx)/n-Ge1-xSnx interface would give rise to a larger tunneling current which is good 




Self-aligned Ni(Ge1-xSnx) contacts with Se or S segregation on n-Ge1-xSnx were 
investigated.  Ohmic behaviour was achieved, and low effective Schottky barrier 
heights of 0.11 and 0.12 eV were extracted for the samples with S or Se implant, 
respectively.  It is found that the Se or S implant and segregation does not affect the 
phase formation of nickel monostanogermanide.  The observed ΦB
n
 reduction is 
caused by Se or S segregation within Ni(Ge1-xSnx)/n-Ge1-xSnx contacts, which may 








Geometrical scaling of conventional silicon transistors is reaching its 
fundamental limits and new materials such as germanium and germanium-tin are 
considered as possible candidates for sub-10 nm technology nodes [2],[9].  The 
resistance of metal/semiconductor contact needs to be very low.  Advanced contact 
engineering techniques are needed for developing ohmic contacts for Si, Ge, and 
GeSn devices.   
The main focus of this thesis is to explore and investigate new techniques for 
forming metal/semiconductor ohmic contacts with low Schottky barrier height for 
future sub-10 nm semiconductor devices.  Various new ion-implantation related 
techniques have been proposed and experimentally realized for the first time in this 
thesis, e.g. low temperature PAI with dopant segregation implantation for Si contacts, 
high temperature implantation for Ge contacts, and dopant segregation implantation 
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for GeSn contacts.  The mechanism of Schottky barrier height reduction was 
discussed using Technology Computer Aided Design (TCAD) simulation. 
6.2 Contributions of This Thesis 
6.2.1 Cold Silicon Pre-amorphization Implant and Pre-silicide Sulfur Implant for 
Advanced Nickel Silicide Contacts 
A NiSi contact formation technique using cold silicon PAI combined with 
pre-silicide sulfur implant was developed [89],[197].  The cold Si PAI suppresses the 
agglomeration of NiSi film at elevated temperatures.  Pre-silicide S implant and its 
segregation at the interface of NiSi and n-type Si (n-Si) after silicidation significantly 
lowers the effective Schottky barrier height (ΦB
n
) for electrons at the NiSi/n-Si 
contact.  S atoms in Si could be modeled as donor-like traps near the NiSi/n-Si 
interface, and a simulation study was performed to explain the reduction of ΦB
n
 
caused by S. 
 
6.2.2 Selenium Segregation for Effective Schottky Barrier Height Reduction in 
NiGe/n-Ge Contacts 
We developed an effective electron Schottky barrier height (ΦB
n
) reduction 




) contacts using 
ion implantation of selenium followed by its segregation at NiGe/n-Ge interface 
[90],[198].  Se was found to segregate at NiGe/n-Ge interface after germanide 
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formation.  Nickel monogermanide was formed using a 350 ºC 30 s anneal.  Se 
segregation gives ΦB
n
 as low as ~0.13 eV.   
 
6.2.3 Low Specific Contact Resistivity Nickel Monogermanide Contacts on N-type 
Germanium using a New High Temperature Phosphorus and Sulfur Co-Implant 
Technique 
A novel high temperature phosphorus ion (P
+
) and sulfur ion (S
+
) co-
implantation process module to achieve low specific contact resistivity (ρc) for nickel 
monogermanide (NiGe) contacts on n
+




) was developed for the 
first time [199].  Self-crystallization of Ge occurs during the high temperature implant 
process.  The HT-implanted S
+
 segregates at NiGe/Ge interface, leading to increased 
concentration of activated dopants and probability of tunneling for electrons through 
the Schottky barrier.  As a result, a low ρc of 1.64 × 10
-7
 ·cm2 was achieved for n+ 
Ge contacts. 
 
6.2.4 Ni(Ge1-xSnx) Ohmic Contact Formation on N-type Ge1-xSnx using Selenium 
or Sulfur Implant and Segregation 
The physics of ohmic contact formation for [Ni(Ge1-xSnx)] on n-type 
germanium-tin (n-Ge1-xSnx) was investigated [188],[200].  Low-resistivity Ni(Ge1-
xSnx) was formed on Ge1-xSnx using a 350 ºC 30 s anneal.  Ion implantation of 
selenium or sulfur into n-Ge1-xSnx followed by nickel stanogermanidation led to the 
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segregation of Se or S at the Ni(Ge1-xSnx)/n-Ge1-xSnx interface.  Low effective 
electron Schottky barrier height (ΦB
n
) of 0.12 eV and 0.11 eV was achieved for 
Ni(Ge1-xSnx)/n-Ge1-xSnx contacts with Se and S segregation, respectively.  A 
simulation study was also performed to explain the experimental observations.  Se 
and S atoms could be modeled as donor-like traps near the Ni(Ge1-xSnx)/n-Ge1-xSnx 
interface, modifying the potential profile near the contact and giving rise to trap-
assisted tunneling to increase the reverse leakage current for ohmic contact formation.  
 
6.3 Future Directions 
6.3.1 Laser Annealing for Achieving Dopant Segregation for Ge and GeSn 
Contacts  
In terms of future work, one very exciting possibility is the use of laser 
annealing for Ge and GeSn contacts formation together with the dopant segregation 
technique.  It was reported that laser annealing leads to the formation of epitaxial 
nickel digermanide on Ge and nickel distanogermanide on GeSn [120]-[122], 
resulting in low electron Schottky barrier height.  It is very interesting to investigate 
the possibility for achieving dopant segregation at metal/semiconductor interface by 
laser annealing.  Further reduction of contact resistance is desired by taking the 
advantages from both epitaxial metal layer and dopant segregation for Ge and GeSn 
contacts.  Further work could be carried out to study Ge or GeSn FinFETs fabrication 




6.3.2 Co-implantation of Chalcogens For Ge And GeSn Contacts 
Low concentration of activated n-type dopants in Ge is a challenging issue for 
Ge devices in future [174]-[176].  Co-implantation is another approach to increase the 
carrier concentration in n-Ge.  By co-implanting chalcogens such as sulfur and 
selenium to Ge or GeSn surface region, a potentially high n-type dopant 
concentration could be achieved.  Meanwhile, chalcogen elements have low trap 
levels in Ge and may segregate at the germanide/germanium or 
stanogermanide/germanium-tin interface, resulting in the reduced Schottky barrier 
height after germanidation or stanogermanidation process.   
 
6.3.3 Monolayer Doping Technique For Ge And GeSn Contacts 
Advanced doping techniques are crucial for ultra-shallow junction (USJ) 
formation to maintain transistor performance beyond the 10 nm node [201].  
Monolayer doping technique can achieve a conductive dopant layer less than 1 nm 
from the sample surface.  Further work can focus on studying the Ge and GeSn 




6.3.4 Physics And Chemistry Of Metal/Ge or Metal/GeSn Interface 
In reality, the metal and semiconductor come to within close range of each 
other and react to form contact during the contact formation process.  The physics and 
chemistry of metal/semiconductor interface were not investigated well, especially in 
atomic scale, e.g. atomic configuration of various dopant species at metal/Ge or 
metal/GeSn interface.  As the transistor will be scaling down to 5 nm, further work 
can focus on understanding the atomic structure of metal/Ge or metal/GeSn interface 
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